| Electronic Components Datasheet Search |
|
AX88796BLF Datasheet(PDF) 7 Page - ASIX Electronics Corporation |
|
|
|||||||||||||||||||||||||||||
AX88796BLF Datasheet(HTML) 7 Page - ASIX Electronics Corporation |
|
7 / 82 page ![]() ASIX ELECTRONICS CORPORATION 7 AX88796BLF / AX88796BLI PME O5/T5/8m 22 Wakeup Indicator: When programmed to do so, is asserted when the AX88696B detects a wake event and is requesting the system to wake up from the D1 sleep state. The polarity and buffer type of this signal is programmable by BTCR (offset 15h) Tab - 1 Local CPU bus interface signals group 2.2 10/100Mbps Twisted-Pair Interface pins group Signal Type Pin No. Description TPI+ AB 3 Twisted Pair Receive Input, Positive TPI- AB 4 Twisted Pair Receive Input, Negative TPO+ AB 6 Twisted Pair Transmit Output, Positive TPO- AB 7 Twisted Pair Transmit Output, Negative RSET_BG AO 64 Off-chip resister. Must be connected 12.1K ohm ± 1% to ground. Tab - 2 10/100Mbps Twisted-Pair Interfaces pins group 2.3 Built-in PHY LED indicator pins group Signal Type Pin No. Description I_FULL/COL O5/8m 16 Full-Duplex/Collision Status. If this signal is low, it indicates full-duplex link established, and if it is high, then the link is in half-duplex mode. When in half-duplex and collision occurrence, the output will be driven low for 80ms and driven high at minimum 80ms. I_SPEED O5/8m 15 Speed Status: If this signal is low, it indicates 100Mbps, and if it is high, then the speed is 10Mbps. I_LK/ACT O5/8m 14 Link Status/Active: If this signal is low, it indicates link, and if it is high, then the link is fail. When in link status and line activity occurrence, this signal is pulsed high (LED off) for 80ms whenever transmit or receive activity is detected. This signal is then driven low again for a minimum of 80ms, after which time it will repeat the process if TX or RX activity is detected. Tab - 3 Built-in PHY LED indicator pins group 2.4 EEPROM Signals Group Signal Type Pin No. Description EECS B5/4m/PD 21 EEPROM Chip Select: EEPROM chip select signal. EEPROM Clock: Signal connected to EEPROM clock pin. EECS, EECK can load BUS type setting during power on reset cycle. EECS EECK BUS TYPE 0 0 ISA BUS / SRAM-Like 0 1 80186 1 0 Reserved EECK B5/4m/PD 20 1 1 MCS-51 (805X) EEDIO B5/4m/PU 19 EEPROM Data In/Out: Signal connected to EEPROM data input and data output pin. Tab - 4 EEPROM bus interface signals group |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |