Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

FS32K112BFT0M Datasheet(PDF) 55 Page - NXP Semiconductors

Part # FS32K112BFT0M
Description  NXP Semiconductors
PDF  85 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

FS32K112BFT0M Datasheet(HTML) 55 Page - NXP Semiconductors

Back Button FS32K112BFT0M Datasheet HTML 51Page - NXP Semiconductors FS32K112BFT0M Datasheet HTML 52Page - NXP Semiconductors FS32K112BFT0M Datasheet HTML 53Page - NXP Semiconductors FS32K112BFT0M Datasheet HTML 54Page - NXP Semiconductors FS32K112BFT0M Datasheet HTML 55Page - NXP Semiconductors FS32K112BFT0M Datasheet HTML 56Page - NXP Semiconductors FS32K112BFT0M Datasheet HTML 57Page - NXP Semiconductors FS32K112BFT0M Datasheet HTML 58Page - NXP Semiconductors FS32K112BFT0M Datasheet HTML 59Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 85 page
background image
Table 32. LPSPI electrical specifications1 (continued)
Num
Symbol
Description
Conditions
Run Mode2
HSRUN Mode2
VLPR Mode
Unit
5.0 V IO
3.3 V IO
5.0 V IO
3.3 V IO
5.0 V IO
3.3 V IO
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Min.
Max.
Master
Loopback(slow)
6
-
-
-
-
-
-
1.
Trace length should not exceed 11 inches for SCK pad when used in Master loopback mode.
2.
While transitioning from HSRUN mode to RUN mode, LPSPI output clock should not be more than 14 MHz.
3.
fperiph = LPSPI peripheral clock
4.
tperiph = 1/fperiph
5.
Master Loopback mode - In this mode LPSPI_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI_CFGR1[SAMPLE] bit as 1.
Clock pads used are PTD15 and PTE0. Applicable only for LPSPI0.
6.
Master Loopback (slow) - In this mode LPSPI_SCK clock is delayed for sampling the input data which is enabled by setting LPSPI_CFGR1[SAMPLE] bit as 1.
Clock pad used is PTB2. Applicable only for LPSPI0.
7.
This is the maximum operating frequency (fop) for LPSPI0 with medium PAD type only. Otherwise, the maximum operating frequency (fop) is 12 Mhz.
8.
Set the PCSSCK configuration bit as 0, for a minimum of 1 delay cycle of LPSPI baud rate clock, where PCSSCK ranges from 0 to 255.
9.
Set the SCKPCS configuration bit as 0, for a minimum of 1 delay cycle of LPSPI baud rate clock, where SCKPCS ranges from 0 to 255.
10.
While selecting odd dividers, ensure Duty Cycle is meeting this parameter.
11.
Maximum operating frequency (fop ) is 12 MHz irrespective of PAD type and LPSPI instance.
12.
Applicable for LPSPI0 only with medium PAD type, with maximum operating frequency (fop) as 14 MHz.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com