STM32F071C8T6TR datasheet(77/121 Pages) STMICROELECTRONICS

77 / 121 page

DocID025451 Rev 3

77/121

STM32F071CB STM32F071RB STM32F071VB STM32F071V8

Electrical characteristics

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their

characteristics cover more than the strict CMOS-technology or TTL parameters. The

coverage of these requirements is shown in Figure 21 for standard I/Os, and in Figure 22 for

5 V tolerant I/Os. The following curves are design simulation results, not tested in

production.

Ilkg

Input leakage

current(2)

TC, FT and FTf I/O

TTa in digital mode

VSS ≤ VIN ≤ VDDIOx

± 0.1

µA

TTa in digital mode

VDDIOx ≤ VIN ≤ VDDA

TTa in analog mode

VSS ≤ VIN ≤ VDDA

± 0.2

FT and FTf I/O

VDDIOx ≤ VIN ≤ 5 V

RPU

Weak pull-up

equivalent resistor

(3)

VIN = VSS

RPD

Weak pull-down

equivalent

resistor(3)

VIN = VDDIOx

CIO

I/O pin capacitance

1. Data based on design simulation only. Not tested in production.

2. The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to Table 51:

I/O current injection susceptibility.

3. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This

PMOS/NMOS contribution to the series resistance is minimal (~10% order).

Table 52. I/O static characteristics (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

STM32F071C8T6TR Datasheet(PDF) 77 Page - STMicroelectronics

STM32F071C8T6TR Datasheet(HTML) 77 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL