ST72F324LJ2T5 datasheet(11/154 Pages) STMICROELECTRONICS

11 / 154 page

ST72324Lxx

11/154

Notes:

1. In the interrupt input column, “eiX” defines the associated external interrupt vector. If the weak pull-up

column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input,

else the configuration is floating interrupt input.

2. In the open drain output column, “T” defines a true open drain I/O (P-Buffer and protection diode to VDD

27 25 10 13 PC2 (HS)/ICAP2_B

I/O CT HS

Port C2

Timer B Input Capture 2

28 26 11 14 PC3 (HS)/ICAP1_B

I/O CT HS

Port C3

Timer B Input Capture 1

29 27 12 15

PC4/MISO/ICCDA-

I/O CT

Port C4

SPI Master

In / Slave

Out Data

ICC Data In-

put

30 28 13 16 PC5/MOSI/AIN14

I/O CT

Port C5

SPI Master

Out / Slave

In Data

ADC Analog

Input 14

31 29 14 17 PC6/SCK/ICCCLK

I/O CT

Port C6

SPI Serial

Clock

ICC Clock

Output

32 30 15 18 PC7/SS/AIN15

I/O CT

Port C7

SPI Slave

Select (ac-

tive low)

ADC Analog

Input 15

34 31 16 19 PA3 (HS)

I/O CT HS

ei0

Port A3

35 32

VDD_1

Digital Main Supply Voltage5)

36 33

VSS_1

Digital Ground Voltage5)

37 34 17 20 PA4 (HS)

I/O CT HS

Port A4

38 35

PA5 (HS)

I/O CT HS

Port A5

39 36 18 21 PA6 (HS)

I/O CT HS

Port A6 1)

40 37 19 22 PA7 (HS)

I/O CT HS

Port A7 1)

41 38 20 23 VPP /ICCSEL

Must be tied low. In the flash pro-

gramming mode, this pin acts as the

programming voltage input VPP. See

Section 12.9.2 for more details. High

voltage must not be applied to ROM

devices.

42 39 21 24 RESET

I/O CT

Top priority non maskable interrupt.

43 40 22 25 VSS_2

Digital Ground Voltage5)

44 41 23 26 OSC2

Resonator oscillator inverter output

45 42 24 27 OSC1

External clock input or Resonator os-

cillator inverter input

46 43 25 28 VDD_2

Digital Main Supply Voltage5)

47 44 26 29 PE0/TDO

I/O CT

Port E0

SCI Transmit Data Out

48 1 27 30 PE1/RDI

I/O CT

Port E1

SCI Receive Data In

2 28 31 PB0

I/O CT

ei2

Port B0

PB1

I/O CT

ei2

Port B1

PB2

I/O CT

ei2

Port B2

5 29 32 PB3

I/O CT

ei2

Port B3

Pin n°

Pin Name

Level

Port

Main

function

(after

reset)

Alternate Function

Input

Output

ST72F324LJ2T5 Datasheet(PDF) 11 Page - STMicroelectronics

ST72F324LJ2T5 Datasheet(HTML) 11 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL