Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

LF3312 Datasheet(PDF) 21 Page - LOGIC Devices Incorporated

Part # LF3312
Description  12-Mbit Frame Buffer / FIFO
PDF  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  LODEV [LOGIC Devices Incorporated]
Direct Link  http://www.logicdevices.com
Logo LODEV - LOGIC Devices Incorporated

LF3312 Datasheet(HTML) 21 Page - LOGIC Devices Incorporated

Back Button LF3312 Datasheet HTML 17Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 18Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 19Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 20Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 21Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 22Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 23Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 24Page - LOGIC Devices Incorporated LF3312 Datasheet HTML 25Page - LOGIC Devices Incorporated Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 33 page
background image
Configuration Register Definitions
DEVICES INCORPORATED
LF3312
12-Mbit Frame Buffer / FIFO
Preliminary Datasheet
LOGIC Devices Incorporated
August 8, 2006 LDS.3312 O
Video Imaging Product
21
Register 9[7:6] = TRS_SYNC[1:0] - response to embedded TRS EAV (a)
00
disable TRS sync detection (dflt)
01
F-bit of embedded TRS EAV marks current write pointer.
10
F-bit of embedded TRS EAV sets current write pointer to value
set by BOUT/BIN or ALAT (1-chnl.modes) or ALAT & BLAT (2-chnl.
modes, respectively).
11
F-bit of embedded TRS EAV clears current write pointer.
- If B_FLD = 0 (frame-based sync), action is on each B-channel
EAV with F = 0 for which the preceding EAV had F = 1.
- If B_FLD = 1 (field-based sync), action is on each B-chan EAV
whose F differs from that of the preceding EAV. A_FLD affects
the tA-channel operation in the same fashion.
Register 9[5] = B_FLD frame/field sync select, chnl B
0
use only falling F-bit in EAV; ignore rising (dflt)
1
use both rising and falling F-bit in EAV
Register 9[4] = A_FLD frame/field sync select, chnl A
0
use only falling F-bit in EAV; ignore rising (dflt)
1
use both rising and falling F-bit in EAV
Register 9[3] MARK_SEL - This signal is used in combination with pin BCLR to determine to
effect of bringing RSET low on the read pointer(s). When RSET goes to 0:
0
force read pointer(s) to marked address(es) (dflt)
1
force read pointer(s) as shown in following table:
OPMODE BCLR
Read Pointer Equals:
0-3
1
BIN/BOUT address
0-3
0
BLAT address
4-7
x
Ch. A=ALAT, Ch. B=BLAT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com