TAS3103A datasheet(17/152 Pages) TI

17 / 152 page

1−9

1.7

Operational Modes

The TAS3103A operation is governed by I/O terminal voltage level settings and register/coefficient settings within the

TAS3103A. The terminal settings are wholly sufficient to address all external environments, allowing the remaining

configuration settings to be determined by either I2C commands or by the content of an I2C serial EEPROM (when

the I2C master mode is selected).

1.7.1

Terminal-Controlled Modes

1.7.1.1 Clock Control

PLL1

PLL0

DAP CLOCK

× MCLK

(11

× MCLK)/2 (default)

(11

× MCLK)/4

MCLK (PLL bypass)

MICROCLK_DIV

MICROPROCESSOR CLOCK

DAP clock/4 (default)

DAP clock

XTALI

MCLKI

Reference

Divider

PLL

PLL0

Digital

Audio Processor

(DAP) Clock

MICROCLK_DIV

MCLK

PLL1

÷ 11

Microprocessor

Clock < 36 MHz

Microprocessor

Scaler

1400

y Fs 3 DAP Clock 3 136 MHz

y 11

1.7.1.2 I2C Bus Setup

SLAVE ADDRESS

CS1

CS0

0x68/69 (default)

0x6A/6B

0x6C/6D

0x6E/6F

I2CM_S

I2C BUS MODE

Slave

Master (default)—EEPROM device ID = 0xA0

TAS3103A Datasheet(PDF) 17 Page - Texas Instruments

TAS3103A Datasheet(HTML) 17 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL