Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

CDCU877B Datasheet(PDF) 5 Page - Seme LAB

Part # CDCU877B
Description  1.8-V PHASE LOCK LOOP CLOCK DRIVER
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEME-LAB [Seme LAB]
Direct Link  http://www.semelab.co.uk
Logo SEME-LAB - Seme LAB

CDCU877B Datasheet(HTML) 5 Page - Seme LAB

  CDCU877B Datasheet HTML 1Page - Seme LAB CDCU877B Datasheet HTML 2Page - Seme LAB CDCU877B Datasheet HTML 3Page - Seme LAB CDCU877B Datasheet HTML 4Page - Seme LAB CDCU877B Datasheet HTML 5Page - Seme LAB CDCU877B Datasheet HTML 6Page - Seme LAB CDCU877B Datasheet HTML 7Page - Seme LAB CDCU877B Datasheet HTML 8Page - Seme LAB CDCU877B Datasheet HTML 9Page - Seme LAB Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 17 page
background image
www.ti.com
Absolute Maximum Ratings
(1)
Recommended Operating Conditions
CDCU877B
1.8-V PHASE LOCK LOOP CLOCK DRIVER
SCAS801B – JUNE 2005 – REVISED JULY 2007
over operating free-air temperature range (unless otherwise noted)
MIN
MAX
UNIT
VCC
Supply voltage range
VDDQ or AVDD
–0.5
2.5
V
VI
Input voltage range(2)(3)
VI
–0.5
2.5
V
VO
Output voltage range(2)(3)
VO
–0.5
VCC + 0.5
V
IIK
Input clamp current
VI < 0 or VI > VDDQ
±50
mA
IOK
Output clamp current
VO < 0 or VO > VDDQ
±50
mA
IO
Continuous output current
VO = 0 to VDDQ
±50
mA
Continuous current through each VDDQ or GND
±100
mA
Tstg
Storage temperature range
–65
150
°C
(1)
Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings
only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating
conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2)
The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
(3)
This value is limited to 2.5 V maximum.
MIN
NOM
MAX
UNIT
Output supply voltage, VDDQ
1.7
1.8
1.9
V
VCC
Supply Voltage, AVDD
VDDQ
V
VI
Input voltage(1)
VCC
V
VIL
Low-level input voltage(2)
OE, OS
0.35 x VDDQ
V
VIH
High-level input voltage(2)
CK, CK
0.65 x VDDQ
V
IOH
High-level output current
-9
mA
IOL
Low-level output current (see Figure 2)
9
mA
VIX
Input differential-pair cross voltage (see Figure 2 )
(VDDQ/2) - 0.15
(VDDQ/2) + 0.15
V
VI
Input voltage level
-0.3
VDDQ + 0.3
V
DC
0.3
VDDQ + 0.4
V
Input differential voltage(2)
VID
(see Figure 9 )
AC
0.63
VDDQ + 0.4
V
TA
Operating free-air temperature
-40
85
°C
(1)
The PLL is turned off and bypassed for test purposes when AVDD is grounded. During this test mode, VDDQ remains within the
recommended operating conditions and no timing parameters are specified.
(2)
VID is the magnitude of the difference between the input level on CK and the input level on CK, see Figure 9 for definition. The CK and
CK, VIH and VIL limits define the dc low and high levels for the logic detect state.
5
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com