Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

L9826 Datasheet(PDF) 9 Page - STMicroelectronics

Part # L9826
Description  Octal protected low-side driver with diagnostic and serial/parallel input control
PDF  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9826 Datasheet(HTML) 9 Page - STMicroelectronics

Back Button L9826 Datasheet HTML 5Page - STMicroelectronics L9826 Datasheet HTML 6Page - STMicroelectronics L9826 Datasheet HTML 7Page - STMicroelectronics L9826 Datasheet HTML 8Page - STMicroelectronics L9826 Datasheet HTML 9Page - STMicroelectronics L9826 Datasheet HTML 10Page - STMicroelectronics L9826 Datasheet HTML 11Page - STMicroelectronics L9826 Datasheet HTML 12Page - STMicroelectronics L9826 Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 19 page
background image
L9826
Electrical specifications
Doc ID 7214 Rev 10
9/19
Vclp
Output clamp voltage
1 mA
 I
clp  Ioutp; Itest = 10 mA
with correlation
45
-
62
V
RDSon
On resistance OUT 1 ... 8
IOUT = 250 mA; Tj = +150 °C
-
-
3.0
COUT
Output capacitance
VOUT = 16 V; f = 1 MHz
guaranteed by design
--
300
pF
Outputs short circuit protection
ISBC
Overcurrent shutoff threshold
OUT3 ... OUT8
0.45
-
1.1
A
ILIM
Short circuit current limitation
OUT1; OUT2
0.5
-
1.1
A
tSCB
Delay shutdown
-
0.2
3,0
12
s
Diagnostics
VDG
Diagnostic threshold voltage
-
0.32
·VCC
-
0.4·VCC
V
IOL
Open load detection sink
current
Vout = VDG
20
-
100
A
tdf
Diagnostic detection filter time
for output 1 & 2 on each
diagnostic condition
15
-
50
s
Outputs timing
tdon1
Turn ON delay of OUT 1 and 2
NON1, 2 = 50% to VOUT = 0,9·Vbat
NCS = 50% to VOUT = 0,9·Vbat
(VBAT = 16V, RL = 500)
--
5
s
tdon2
Turn ON delay of OUT 3 to 8
NCS = 50% to VOUT = 0,9·Vbat
(VBAT = 16V, RL = 500)
--
10
s
tdoff
Turn OFF delay of OUT 1 to 8
NCS = 50% to VOUT = 0,1·Vbat
NON1, 2 = 50% to VOUT = 0,1·Vbat
(VBAT = 16V, RL = 500)
--
10
s
dUon1/dt Turn ON voltage slew-rate
For output 3 to 8; 90% to 30% of
Vbat; RL = 500; Vbat = 16V
0.7
-
3.5
V/
s
dUon2/dt Turn ON voltage slew-rate
For output 1 and 2; 90% to 30%
of Vbat; RL = 500; Vbat = 16V
2-
10
V/
s
dUoff1/dt Turn OFF voltage slew-rate
For output 1 to 8; 30% to 90% of
Vbat; RL = 500; Vbat = 16V
2-
10
V/
s
dUoff2/dt Turn OFF voltage slew-rate
For output 1 to 8; 30% to 80% of
Vbat; RL = 500; Vbat = 0.9 · Vclp
2-
15
V/
s
Serial diagnostic link (load capacitor at SDO = 100 pF)
fclk
Clock frequency
50 % duty cycle
-
-
3
MHz
tclh
Minimum time CLK = high
-
160
-
-
ns
tcll
Minimum time CLK = low
-
160
-
-
ns
tpcld
Propagation delay CLK to data
at SDO valid
4.9 V
 V
CC  5.1V
-
-
100
ns
Table 6.
Electrical characteristics (continued)
Symbol
Parameter
Test condition
Min.
Typ.
Max.
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com