L9924L datasheet(63/84 Pages) STMICROELECTRONICS

63 / 84 page

DocID028840 Rev 3

63/84

L9924L

SPI interface

12.4.4

SPI errors

An SPI error occurs after at least one of the following conditions is matched:



Parity error



Invalid address



Write only register read attempt



Wrong bits number

The PREV_SPI_FAILED bit of GSW notifies an error in the previous received SPI frame.

12.4.5

WAKEUP SOURCE register [0x11]

This registers returns some information about wakeup/reset exit status condition and KEY

input status

APLUS

A+ overvoltage or undervoltage

(APLUS_OV | APLUS_UV)

015

PHsense New Measure is

Available

A valid phase measurement value is

available. This bit is cleared by a read

operation of register 0x13

After power on, this bit is set also at the

first rising edge of the input phase signal:

in this case the register data are don’t

care and must be discarded

Table 43. GSW: global status word (continued)

GSW

Bit

Frame

Bit

Reset

value

Description

Table 44. WAKEUP SOURCE register [0x11]

Bit

Reset

value

Description

13 RESERVED

12 IGNIT_KEY(1)

0: IGNIT input OFF

1: IGNIT input ON

11 L_KEY(1)

0: L input OFF

1: L input ON

Always 0 if RVC_EN = 1 (bit 6 of register

0x08)

10 LHC_KEY(1)

0: LHC input OFF

1: LHC input ON

VDD_UV

0 (RC)

The previous µC reset has been caused by a

VDD undervoltage event (< 4.7V)

RESERVED

L9924L Datasheet(PDF) 63 Page - STMicroelectronics

L9924L Datasheet(HTML) 63 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

Datasheet Download

Link URL