Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PCM1795DBRG4.B Datasheet(PDF) 45 Page - Texas Instruments

Part # PCM1795DBRG4.B
Description  PCM1795 32-Bit, 192-kHz Sampling, Advanced Segment, Stereo Audio Digital-to-Analog Converter
PDF  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI2 [Texas Instruments]
Direct Link  https://www.ti.com
Logo TI2 - Texas Instruments

PCM1795DBRG4.B Datasheet(HTML) 45 Page - Texas Instruments

Back Button PCM1795DBRG4.B Datasheet HTML 41Page - Texas Instruments PCM1795DBRG4.B Datasheet HTML 42Page - Texas Instruments PCM1795DBRG4.B Datasheet HTML 43Page - Texas Instruments PCM1795DBRG4.B Datasheet HTML 44Page - Texas Instruments PCM1795DBRG4.B Datasheet HTML 45Page - Texas Instruments PCM1795DBRG4.B Datasheet HTML 46Page - Texas Instruments PCM1795DBRG4.B Datasheet HTML 47Page - Texas Instruments PCM1795DBRG4.B Datasheet HTML 48Page - Texas Instruments PCM1795DBRG4.B Datasheet HTML 49Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 68 page
background image
0.0005
0.0004
0.0003
0.0002
0.0001
0
0.0001
0.0002
0.0003
0.0004
0.0005
-
-
-
-
-
Frequency( f )
´ S
0
0.2
0.5
0.1
0.3
0.4
PassbandRipple
SharpRoll-Off
0
2
4
6
8
10
12
14
16
18
20
-
-
-
-
-
-
-
-
-
-
Frequency( f )
´ S
0
0.2
0.6
0.1
0.3
0.4
0.5
TransitionCharacteristics
SlowRoll-Off
PCM1795
www.ti.com
SLES248A – MAY 2009 – REVISED MARCH 2015
8.2.2.2.5.1
FMT[2:0]: Audio Data Format Selection
Default value: 000
Table 34. FMT[2:0]
FMT[2:0]
AUDIO DATA FORMAT SELECTION
000
16-bit right-justified format
001
32-bit right-justified format
010
24-bit right-justified format (default)
Other
N/A
8.2.2.2.5.2
OS[1:0]:
ΔΣ Modulator Oversampling Rate Selection
Default value: 00
Table 35. OS[1:0]
OS[1:0]
OPERATION SPEED SELECTION
00
8 times WDCK (default)
01
4 times WDCK
10
16 times WDCK
11
Reserved
The effective oversampling rate is determined by the oversampling performed by both the external digital filter
and the
ΔΣ modulator. For example, if the external digital filter is 8× oversampling, and OS[1:0] = 00 is selected,
then the
ΔΣ modulator oversamples by 8×, resulting in an effective oversampling rate of 64×. The 16× WDCK
oversampling rate is not available above a 100-kHz sampling rate. If the oversampling rate selected is 16×
WDCK, the system clock frequency must be over 256 fS.
8.2.2.3 Application Curves
Figure 61. Amplitude vs Frequency
Figure 62. Amplitude vs Frequency
Copyright © 2009–2015, Texas Instruments Incorporated
Submit Documentation Feedback
45
Product Folder Links: PCM1795



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com