Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

L99PM60JTR Datasheet(PDF) 64 Page - STMicroelectronics

Part # L99PM60JTR
Description  Power management IC with LIN transceiver
PDF  75 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L99PM60JTR Datasheet(HTML) 64 Page - STMicroelectronics

Back Button L99PM60JTR Datasheet HTML 60Page - STMicroelectronics L99PM60JTR Datasheet HTML 61Page - STMicroelectronics L99PM60JTR Datasheet HTML 62Page - STMicroelectronics L99PM60JTR Datasheet HTML 63Page - STMicroelectronics L99PM60JTR Datasheet HTML 64Page - STMicroelectronics L99PM60JTR Datasheet HTML 65Page - STMicroelectronics L99PM60JTR Datasheet HTML 66Page - STMicroelectronics L99PM60JTR Datasheet HTML 67Page - STMicroelectronics L99PM60JTR Datasheet HTML 68Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 75 page
background image
ST SPI
L99PM60J
64/75
Doc ID 18309 Rev 6
Status Register 2
Table 69.
Status register 1, data byte
1st data byte
Function
OV
UV
OL OUT2 OL OUT1 OC OUT2 OC OUT1 OC REL2 OC REL1
Group
Diagnosis 1
Table 70.
Status register 1, bits
Bit
Name
Comment
7OV
Overvoltage event occurred since last read out
Bit is latched until a “Read and clear” access
6UV
Undervoltage event occurred since last read out
Bit is latched until a “Read and clear” access
5OL OUT2
Open-load event occurred since last read out
Bit is latched until a “read and clear” access
4OL OUT1
3OC OUT2
Overcurrent event occurred since last read out
Bit is latched until a “read and clear” access
2OC OUT1
1
OC REL2
0
OC REL1
Table 71.
Status register 2, command and data byte
Command byte
1st data byte
Read/write
Address
x
x
010010
Data, 8bit
Table 72.
Status register 2, data byte
1st data byte
Function
Res
LIN perm
dom
LIN TXD
dom
LIN perm
rec
Res
LIN wake
Device
state
Device
state
Group
Diagnosis 2
Table 73.
Status register 2, bits
Bit
Name
Comment
7
Res
Reserved
6
LIN perm
dom
LIN bus is dominant for t > 12 ms
Bit is latched until a “Read and clear” access
5
LIN TXD
dom
TxDL pin is dominant for t > 12 ms; Transmitter is disabled; Bit is latched until a
“Read and clear” access



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com