L99PM62GXPTR datasheet(73/102 Pages) STMICROELECTRONICS

73 / 102 page

L99PM62GXP

ST SPI

Doc ID 17639 Rev 4

73/102

OC0, OC1:operating code (00 for ‘write’ mode)

A0 to A5:address bits

An attempt to write 00H at RAM address 00H is recognized as a failure (SDI stuck to GND).

The device enters a fail-safe state.

6.1.7

Format of data shifted out at SDO during write cycle

Failures are indicated by activating the corresponding bit of the <Global Status> register.

The returned data byte(s) represent(s) the previous content of the accessed register.

Table 50.

Write command format: data byte 1

MSB

LSB

D15

D14

D13

D12

D11

D10

Table 51.

Write command format: data byte 2

MSB

LSB

Table 52.

Format of data shifted out at SDO during write cycle: global status

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Global error

flag (GEF)

Comm

error

Not (chip reset

or comm error)

TSD2

TSD1

V1 Fail

VS Fail

(OV/UV)

Fail

safe

Table 53.

Format of data shifted out at SDO during write cycle: data byte 1

MSB

Previous content of addressed register

LSB

D15

D14

D13

D12

D11

D10

Table 54.

Format of data shifted out at SDO during write cycle: data byte 2

MSB

Previous content of addressed register

LSB

L99PM62GXPTR Datasheet(PDF) 73 Page - STMicroelectronics

L99PM62GXPTR Datasheet(HTML) 73 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL