CLC030VEC datasheet(15/29 Pages) NSC

15 / 29 page

Device Operation (Continued)

TABLE 1. Configuration and Control Data Register Summary

Bits

Read or Write

Initial Condition

(Note 12)

Assignable to

I/O Bus as

Notes

EDH Error (SD)

Output

(Note 11)

Full-Field Flags

Reset

Active Picture Flags

Reset

ANC Flags

Reset

EDH Force

R/W

OFF

Input

EDH Enable

R/W

Input

F/F Flag Error

Reset

Output

A/P Flag Error

Reset

Output

ANC Flag Error

Reset

Output

ANC Checksum

Force

R/W

OFF

Input

ANC Checksum

Error

Reset

Output

FIFO Empty

Set

Output

FIFO Full

Reset

Output

FIFO Overrun

R/W

OFF

Input/Output

Video FIFO Depth

R/W

000b

ANC ID

R/W

0000h

ANC Mask

R/W

FFFFh

MSG Track

R/W

OFF

MSG Flush Static

R/W

OFF

MSG Flush Dynamic

R/W

OFF

FIFO Flush Static

R/W

OFF

FIFO Flush Dynamic

R/W

OFF

MSG Flush Static

R/W

OFF

Full MSG Required

R/W

OFF

Chksum Attach In

R/W

OFF

Input

FIFO Insert Enable

R/W

OFF

Input

ANC Parity Mask

Disable

R/W

OFF

VANC

R/W

OFF

Switch Point 0

R/W

00h

Switch Point 1

R/W

00h

Switch Point 2

R/W

00h

Switch Point 3

R/W

00h

Format Set

R/W

OFF

SD Only

R/W

OFF

HD Only

R/W

OFF

Format

Output

Format [4] (Note 11)

Output

(Note 11)

Output

(Note 11)

Output

(Note 11)

Test Pattern Select

R/W

00000b

Input

525/27 MHz/Black

TPG Enable

R/W

OFF

Input

(Note 11)

Pass/Fail

Output

(Note 11)

New Sync Position

(NSP)

Output

CLC030VEC Datasheet(PDF) 15 Page - National Semiconductor (TI)

CLC030VEC Datasheet(HTML) 15 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Download

Link URL