Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M25PE80-VMP6TP Datasheet(PDF) 57 Page - Numonyx B.V

Part # M25PE80-VMP6TP
Description  8-Mbit, page-erasable serial flash memory with byte alterability, 75 MHz SPI bus, standard pinout
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NUMONYX [Numonyx B.V]
Direct Link  http://www.numonyx.com
Logo NUMONYX - Numonyx B.V

M25PE80-VMP6TP Datasheet(HTML) 57 Page - Numonyx B.V

Back Button M25PE80-VMP6TP Datasheet HTML 53Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 54Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 55Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 56Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 57Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 58Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 59Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 60Page - Numonyx B.V M25PE80-VMP6TP Datasheet HTML 61Page - Numonyx B.V Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 66 page
background image
M25PE80
DC and AC parameters
57/66
Figure 29.
Reset AC waveforms
Table 25.
Reset conditions
Test conditions specified in
Table 17 and Table 18
Symbol
Alt.
Parameter
Conditions
Min
Typ
Max
Unit
tRLRH
(1)
1.
Value guaranteed by characterization, not 100% tested in production.
tRST Reset pulse width
10
µs
tSHRH
Chip Select High to
Reset High
Chip should have been
deselected before reset is de-
asserted
10
ns
Table 26.
Timings after a Reset Low pulse(1)(2)
1.
All the values are guaranteed by characterization, and not 100% tested in production.
2.
See Table 15 for a description of the device status after a Reset Low pulse.
Test conditions specified in
Table 17 and Table 18
Symb
ol
Alt.
Parameter
Conditions:
Reset pulse occurred
Max
Unit
tRHSL
tREC
Reset
recovery
time
While decoding an instruction(3): WREN, WRDI,
RDID, RDSR, READ, RDLR, Fast_Read, WRLR,
PW, PP, PE, SE, BE, SSE, DP, RDP
3.
S remains Low while Reset is Low.
30
µs
Under completion of an erase or program cycle of
a PW, PP, PE, SE, BE operation
300
µs
Under completion of an erase cycle of an SSE
operation
3ms
Under completion of a WRSR operation
tW (see
Table 23
and
Table 24)
ms
Device deselected (S High) and in standby mode
0
µs
AI06808
Reset
tRLRH
S
tRHSL
tSHRH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com