| Electronic Components Datasheet Search |
|
AT25DF011 Datasheet(PDF) 39 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
AT25DF011 Datasheet(HTML) 39 Page - Renesas Technology Corp |
|
39 / 50 page ![]() DS-AT25DF011-032 Rev. J Page 39 2023-11-14 © 2023 Renesas Electronics AT25DF011 Datasheet 13.6 AC Characteristics for -40 °C to +125 °C 1. Not 100% tested (value guaranteed by design and characterization). 2. Only applicable as a constraint for the Write Status Register command when BPL = 1. Symbol Parameter 1.7 V to 3.6 V 2.3 V to 3.6 V Units Min Typ Max Min Typ Max fCLK Maximum Clock Frequency for All Operations except 03h and 3Bh Opcodes 104 104 MHz fRDLF Maximum Clock Frequency for 03h Opcode (Read Array – Low Frequency) 25 25 MHz fRDDO Maximum Clock Frequency for 3B Opcode 50 50 MHz tCLKH Clock High Time 4 4 ns tCLKL Clock Low Time 4 4 ns tCLKR 1 Clock Rise Time, Peak-to-Peak (Slew Rate) 0.1 0.1 V/ns tCLKF 1 Clock Fall Time, Peak-to-Peak (Slew Rate) 0.1 0.1 V/ns tCSH Chip Select High Time 40 25 ns tCSLS Chip Select Low Setup Time (relative to Clock) 6 6 ns tCSLH Chip Select Low Hold Time (relative to Clock) 6 6 ns tCSHS Chip Select High Setup Time (relative to Clock) 6 6 ns tCSHH Chip Select High Hold Time (relative to Clock) 6 6 ns tDS Data In Setup Time 2 2 ns tDH Data In Hold Time 1 1 ns tDIS 1 Output Disable Time 8 6 ns tV Output Valid Time 8 6 ns tOH Output Hold Time 0 0 ns tHLS HOLD Low Setup Time (relative to Clock) 6 5 ns tHLH HOLD Low Hold Time (relative to Clock) 6 5 ns tHHS HOLD High Setup Time (relative to Clock) 6 5 ns tHHH HOLD High Hold Time (relative to Clock) 6 5 ns tHLQZ 1 HOLD Low to Output High-Z 7 6 ns tHHQX 1 HOLD High to Output Low-Z 7 6 ns tWPS 1,2 Write Protect Setup Time 20 20 ns tWPH 1,2 Write Protect Hold Time 100 100 ns tEDPD 1 Chip Select High to Deep Power-Down 2 2 µs tEUDPD. Chip Select High to Ultra-Deep Power-Down 3 3 µs tSWRST Software Reset Time 60 60 µs tCSLU Minimum Chip Select Low to Exit Ultra-Deep Power-Down 20 20 ns tXUDPD Exit Ultra-Deep Power-Down Time 70 70 µs tRDPD 1 Chip Select High to Standby Mode 8 8 µs |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |