| Electronic Components Datasheet Search |
|
STA333W Datasheet(PDF) 22 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STA333W Datasheet(HTML) 22 Page - STMicroelectronics |
|
22 / 42 page ![]() Register description STA333W 22/42 Thermal warning adjustment bypass The on-chip STA333W power output block provides feedback to the digital controller using inputs to the power control block. The TWARN input is used to indicate a thermal warning condition. When TWARN is asserted (set to 0) for a period of time greater than 400 ms, the power control block will force a -3dB output limit (determined by TWOCL in coeff RAM) to the modulation limit in an attempt to eliminate the thermal warning condition. Once the thermal warning output limit adjustment is applied, it remains in this state until reset, unless FDRB = 0. Fault detect recovery bypass The on-chip STA333W power output block provides feedback to the digital controller using inputs to the power control block. The FAULT input is used to indicate a fault condition (either over-current or thermal). When FAULT is asserted (set to 0), the power control block will attempt a recovery from the fault by asserting the tri-state output (setting it to 0 which directs the power output block to begin recovery), hold it at 0 for period of time in the range of .1ms to 1 second as defined by the fault detect recovery constant register (FDRC registers 0x29- 2A), then toggle it back to 1. This sequence is repeated as log as the fault indication exists. This feature is enabled by default but can be bypassed by setting the FDRB control bit to 1. 7.1.2 Configuration register B (address 0x01) Serial audio input interface format Table 13. Thermal warning adjustment Bit R/W RST Name Description 6R/W 1TWAB Thermal warning adjustment bypass: 0: thermal warning adjustment enabled 1: thermal warning adjustment disabled Table 14. Fault detect recovery Bit R/W RST Name Description 7R/W 0FDRB Fault detect recovery bypass: 0: fault detect recovery enabled 1: fault detect recovery disabled D7 D6 D5 D4 D3 D2 D1 D0 C2IM C1IM RES SAIFB SAI3 SAI2 SAI1 SAI0 10 00000 0 Table 15. Serial audio input interface format Bit R/W RST Name Description 0R/W 0SAI0 The serial audio input interface format determines the interface format of the input serial digital audio interface. 1R/W 0SAI1 2R/W 0SAI2 3R/W 0SAI3 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |