Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

XLP328 Datasheet(PDF) 10 Page - Renesas Technology Corp

Part # XLP328
Description  XL Family of Low Phase Noise Quartz-based PLL Oscillators
PDF  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

XLP328 Datasheet(HTML) 10 Page - Renesas Technology Corp

Back Button XLP328 Datasheet HTML 6Page - Renesas Technology Corp XLP328 Datasheet HTML 7Page - Renesas Technology Corp XLP328 Datasheet HTML 8Page - Renesas Technology Corp XLP328 Datasheet HTML 9Page - Renesas Technology Corp XLP328 Datasheet HTML 10Page - Renesas Technology Corp XLP328 Datasheet HTML 11Page - Renesas Technology Corp XLP328 Datasheet HTML 12Page - Renesas Technology Corp XLP328 Datasheet HTML 13Page - Renesas Technology Corp XLP328 Datasheet HTML 14Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 23 page
background image
10
©2018-2022 Renesas Electronics Corporation
March 2, 2022
XL Datasheet
AC Electrical Characteristics
Table 12. 3.3V AC Electrical Characteristics
VDD = 3.3V ±5%, TA = -20°C to +70°C; -40°C to +85°C, -40°C to +105°C.
Symbol
Parameter
Test Condition
Minimum
Typical
Maximum Units
F
Output Frequency Range
LVDS.
0.75
-
1350
MHz
LVPECL.
0.75
-
1350
LVCMOS.
0.75
-
250
Frequency Stability
Temperature = -20°C to +70°C.
-20
-25
-50
-100
-
+20
+25
+50
+100
ppm
Temperature = -40°C to +85°C.
-25
-50
-100
-
+25
+50
+100
ppm
Temperature = -40°C to +105°C.
-50
-100
-
+50
+100
ppm
Output Load
LVDS.
Differential.
-
100
-
Ω
LVPECL.
VDD - 2.0V.
-
50
-
LVCMOS.
To GND.
-
15
-
pF
TST
Start-up Time
Output valid time after VDD meets minimum
specified level.
-
-
10
ms
tR
Output Rise Time
LVDS.
20% to 80% Vpp.
-
-
400
ps
LVPECL.
-
-
400
LVCMOS.
10% to 90% VDD.
-
-
3
ns
tF
Output Fall Time
LVDS.
80% to 20% Vpp.
-
-
400
ps
LVPECL.
-
-
400
LVCMOS.
90% to 10% VDD.
-
-
3
ns
ODC
Output Clock Duty Cycle
LVDS.
47
-
53
%
LVPECL.
47
-
53
LVCMOS.
47
-
53
TOE
Output Enable/ Disable Time
-
-
-
100
ns
JPER
Period Jitter, RMS
LVDS.
-
3
-
ps
LVPECL.
-
5.8
-
LVCMOS.
FOUT = 125MHz.
-
5
-
RJ
Random Jitter
LVDS.
-
1.3
-
ps
LVPECL.
-
1.29
-
LVCMOS.
FOUT = 125MHz.
-
0.6
-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com