74LVC2G34

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2016. All rights reserved.

Product data sheet

Rev. 8 — 10 February 2016

3 of 18

NXP Semiconductors

74LVC2G34

Dual buffer gate

6.

Pinning information

6.1 Pinning

6.2 Pin description

Fig 4.

Pin configuration SOT363 and SOT457

Fig 5.

Pin configuration SOT886

Fig 6.

Pin configuration SOT891, SOT1115 and

SOT1202

Fig 7.

Pin configuration SOT1255 (X2SON6)

Table 3.

Pin description

Symbol

Pin

Description

1A

1

data input

GND

2

ground (0 V)

2A

3

data input

2Y

4

data output

VCC

5

supply voltage

1Y

6

data output