Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

ST5092AD Datasheet(PDF) 9 Page - STMicroelectronics

Part # ST5092AD
Description  2.7V SUPPLY 14-BIT LINEAR CODEC WITH HIGH-PERFORMANCE AUDIO FRONT-END
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST5092AD Datasheet(HTML) 9 Page - STMicroelectronics

Back Button ST5092AD Datasheet HTML 5Page - STMicroelectronics ST5092AD Datasheet HTML 6Page - STMicroelectronics ST5092AD Datasheet HTML 7Page - STMicroelectronics ST5092AD Datasheet HTML 8Page - STMicroelectronics ST5092AD Datasheet HTML 9Page - STMicroelectronics ST5092AD Datasheet HTML 10Page - STMicroelectronics ST5092AD Datasheet HTML 11Page - STMicroelectronics ST5092AD Datasheet HTML 12Page - STMicroelectronics ST5092AD Datasheet HTML 13Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 29 page
background image
Table 2: Control Register CR0 Functions
7
6
54
32
10
Function
F1
F0
CM
MA
IA
FF
B7
DL
0
0
1
1
0
1
0
1
MCLK = 512 kHz
MCLK = 1.536 MHz
MCLK = 2.048 MHz
MCLK = 2.560 MHz
*
0
1
Linear code
Companded code
*
Linear Code
Companded Code
0
0
1
1
0
1
0
1
2-complement
*
sign and magnitude
2-complement
1-complement
MU-law: CCITT D3-D4
*
MU-law: Bare Coding
A-law including even bit inversion
A-law: Bare Coding
0
1
B1 and B2 consecutive
B1 and B2 separated
*
(1)
(1)
0
1
8 bits time-slot
7 bits time-slot
*
(1)
(1)
0
1
Normal operation
Digital Loop-back
*
*:
state at power on initialization
(1):
significant in companded mode only
Table 3: Control Register CR1 Functions
76
543
21
0
Function
DM1 DM0
DO
MR
MX
EN
TS
0
1
1
X
0
1
delayed data timing
non-delayed normal data timing
non-delayed reverse data timing
*
0
1
L0 latch set to 1
L0 latch set to 0
*
0
1
DR connected to rec. path
CR2 connected to rec. path
*
(1)
0
1
Trans path connected to DX
CR3 connected to DX
*
(1)
0
1
voice data transfer disable
voice data transfer enable
*
0
1
B1 channel selected
B2 channel selected
*
(1)
(1)
X
*:
state at power on initialization
(1):
X:
significant in companded mode only
reserved: write 0
ST5092
9/29



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com