CAT5241WI-25 datasheet(2/16 Pages) CATALYST

2 / 16 page

CAT5241

Doc. No. MD-2011 Rev. O

Characteristics subject to change without notice

PIN DESCRIPTION

Pin (SOIC)

Name

Function

RW0

Wiper Terminal for Potentiometer 0

RL0

Low Reference Terminal for Potentiometer 0

RH0

High Reference Terminal for Potentiometer 0

Device Address, LSB

Device Address

RW1

Wiper Terminal for Potentiometer 1

RL1

Low Reference Terminal for Potentiometer 1

RH1

High Reference Terminal for Potentiometer 1

SDA

Serial Data Input/Output

GND

Ground

RH2

High Reference Terminal for Potentiometer 2

RL2

Low Reference Terminal for Potentiometer 2

RW2

Wiper Terminal for Potentiometer 2

SCL

Bus Serial Clock

Device Address

RH3

High Reference Terminal for Potentiometer 3

RL3

Low Reference Terminal for Potentiometer 3

RW3

Wiper Terminal for Potentiometer 3

VCC

Supply Voltage

PIN DESCRIPTION

SCL: Serial Clock

The CAT5241 serial clock input pin is used to clock

all data transfers into or out of the device.

SDA: Serial Data

The CAT5241 bidirectional serial data pin is used to

transfer data into and out of the device. The SDA pin

is an open drain output and can be wire-or'd with the

other open drain or open collector outputs.

A0, A1, A2, A3: Device Address Inputs

These inputs set the device address when

addressing multiple devices. A total of sixteen

devices can be addressed on a single bus. A match

in the slave address must be made with the address

input in order to initiate communication with the

CAT5241.

RH, RL: Resistor End Points

The four sets of RH and RL pins are equivalent to the

terminal connections on a mechanical potentiometer.

RW: Wiper

The four RW pins are equivalent to the wiper terminal

of a mechanical potentiometer.

DEVICE OPERATION

The CAT5241 is four resistor arrays integrated with I²C

serial interface logic, four 6-bit wiper control registers

and sixteen 6-bit, non-volatile memory data registers.

Each resistor array contains 63 separate resistive

elements connected in series. The physical ends of

each array are equivalent to the fixed terminals of a

mechanical potentiometer (RH and RL). RH and RL are

symmetrical and may be interchanged. The tap

positions between and at the ends of the series resis–

tors are connected to the output wiper terminals (RW) by

a CMOS transistor switch. Only one tap point for each

potentiometer is connected to its wiper terminal at a

time and is determined by the value of the wiper control

registers or the non-volatile memory data registers via

the I²C bus. Additional instructions allow data to be

transferred between the wiper control registers and

each respective potentiometer's non-volatile data

registers. Also, the device can be instructed to operate

in an "increment/decrement" mode.

CAT5241WI-25 Datasheet(PDF) 2 Page - Catalyst Semiconductor

CAT5241WI-25 Datasheet(HTML) 2 Page - Catalyst Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16

Datasheet Download

Link URL