STA013 datasheet(20/38 Pages) STMICROELECTRONICS

20 / 38 page

PLLFRAC_441_H

Address: 0x52

Type: R/W

Software Reset: 0x00

Hardware Reset: 0x00

MSB

LSB

PF15 PF14 PF13 PF12 PF11 PF10

PF9

PF8

The registers are considered logically concate-

nated and contain the fractional values for the

PLL, for 44.1KHz reference frequency.

(see also PLLFRAC_L and PLLFRAC_H regis-

ters)

PCMDIVIDER

Address: 0x54

Type: RW

Software Reset: 0x03

Hardware Reset: 0x03

65432

PD7

PD6

PD5

PD4

PD3

PD2

PD1

PD0

PCMDIVIDER is used to set the frequency ratio

between the OCLK (Oversampling Clock for

DACs), and the SCKT (Serial Audio Transmitter

Clock).

The relation is the following:

SCKT_freq

OCLK_freq

(1 + PCM_DIV)

The Oversampling Factor (O_FAC) is related to OCLK and SCKT by the following expression:

1) OCLK_freq = O_FAC * LRCKT_ Freq

(DAC relation)

2) OCLK_ Freq = 2 * (1+PCM_DIV) * 32*

LRCKT_Freq (when 16 bit PCM mode is used)

3) OCLK_ Freq = 2 * (1+PCM_DIV) * 64*

LRCKT_Freq (when 32 bit PCM mode is used)

4) PCM_DIV = (O_FAC/64) - 1 in 16 bit mode

5) PCM_DIV = (O_FAC/128) - 1 in 32 bit mode

Example for setting:

MSB

LSB

Description

PD7

PD6

PD5

PD4

PD3

PD2

PD1

PD0

000111

16 bit mode

512 x Fs

000101

16 bit mode

384 x Fs

000011

16 bit mode

256 x Fs

000011

32 bit mode

512 x Fs

000010

32 bit mode

384 x Fs

000001

32 bit mode

256 x Fs

for 16 bit PCM Mode

O_FAC = 512 ; PCM_DIV = 7

O_FAC = 256 ; PCM_DIV = 3

O_FAC = 384 ; PCM_DIV = 5

for 32 bit PCM Mode

O_FAC = 512 ; PCM_DIV = 3

O_FAC = 256 ; PCM_DIV = 1

O_FAC = 384 ; PCM_DIV = 2

STA013 - STA013B - STA013T

20/38

STA013 Datasheet(PDF) 20 Page - STMicroelectronics

STA013 Datasheet(HTML) 20 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL