Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

C167CS-L Datasheet(PDF) 69 Page - Infineon Technologies AG

Part # C167CS-L
Description  16-Bit Single-Chip Microcontroller
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INFINEON [Infineon Technologies AG]
Direct Link  http://www.infineon.com
Logo INFINEON - Infineon Technologies AG

C167CS-L Datasheet(HTML) 69 Page - Infineon Technologies AG

Back Button C167CS-L Datasheet HTML 65Page - Infineon Technologies AG C167CS-L Datasheet HTML 66Page - Infineon Technologies AG C167CS-L Datasheet HTML 67Page - Infineon Technologies AG C167CS-L Datasheet HTML 68Page - Infineon Technologies AG C167CS-L Datasheet HTML 69Page - Infineon Technologies AG C167CS-L Datasheet HTML 70Page - Infineon Technologies AG C167CS-L Datasheet HTML 71Page - Infineon Technologies AG C167CS-L Datasheet HTML 72Page - Infineon Technologies AG C167CS-L Datasheet HTML 73Page - Infineon Technologies AG Next Button
Zoom Inzoom in Zoom Outzoom out
 69 / 81 page
background image
C167CS-4R
C167CS-L
Data Sheet
65
V2.2, 2001-08
The bandwidth of a parameter (minimum and maximum value) covers the whole
operating range (temperature, voltage) as well as process variations. Within a given
device, however, this bandwidth is smaller than the specified range. This is also due to
interdependencies between certain parameters. Some of these interdependencies are
described as relative timing (see below) or in additional notes (see standard timing).
General Notes For The Following Bus Timing Figures
These standard notes apply to all subsequent timing figures. Additional individual notes
are placed at the respective figure.
1) The falling edge of signals RD and WR/WRH/WRL/WrCS is controlled by the Read/Write delay feature
(bit BUSCON.RWDCx).
2) The rising edge of signal WR/WRH/WRL/WrCS is controlled by the early write feature (bit BUSCON.EWENx).
3) A bus cycle is extended here, if MCTC waitstates are selected or if the READY input is sampled inactive.
4) A bus cycle is extended here, if an MTTC waitstate is selected.
Table 18
External Bus Relative Timing (Operating Conditions apply)1)
1) Not 100% tested, guaranteed by design and characterization.
Parameter
Symbol
Limits
Unit
min.
max.
Output hold time after WR rising edge2)
Valid for: address, write data out
2) See also note 3) in Table 17.
t50
CC 0
–
ns
Input hold time after RD rising edge
Valid for: read data in
t51
SR –
0ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com