Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

PM6670STR Datasheet(PDF) 11 Page - STMicroelectronics

Part # PM6670STR
Description  Complete DDR2/3 memory power supply controller
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PM6670STR Datasheet(HTML) 11 Page - STMicroelectronics

Back Button PM6670STR Datasheet HTML 7Page - STMicroelectronics PM6670STR Datasheet HTML 8Page - STMicroelectronics PM6670STR Datasheet HTML 9Page - STMicroelectronics PM6670STR Datasheet HTML 10Page - STMicroelectronics PM6670STR Datasheet HTML 11Page - STMicroelectronics PM6670STR Datasheet HTML 12Page - STMicroelectronics PM6670STR Datasheet HTML 13Page - STMicroelectronics PM6670STR Datasheet HTML 14Page - STMicroelectronics PM6670STR Datasheet HTML 15Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 53 page
background image
PM6670S
Electrical characteristics
11/53
Symbol
Parameter
Test condition
Values
Unit
Min
Typ
Max
Soft end section
VDDQ Discharge resistance
in non-tracking discharge
mode
15
25
35
VTT discharge resistance in
non-tracking discharge mode
15
25
35
VTTREF discharge
resistance in non-tracking
discharge mode
11.5
2
k
VDDQ Output threshold
synchronous for final tracking
to non-tracking discharge
transition
0.2
0.4
0.6
V
VTT LDO section
ILDOIN,ON
LDO input bias current in
full-on state
S3 = S5 = +5 V, No load on VTT
1
10
µA
ILDOIN,
STR
LDO input bias current in
suspend-to-RAM state
S3 = 0 V, S5 = +5 V,
No Load on VTT
10
ILDOIN,
STD
LDO input bias current in
suspend-to-disk state
S3 = S5 = 0 V, No Load on VTT
1
IVTTSNS,
BIAS
VTTSNS bias current
S3 = +5 V, S5 = +5 V,
VVTTSNS = VVSNS /2
1
IVTTSNS,
LEAK
VTTSNS leakage current
S3 = 0 V, S5 = +5 V,
VVTTSNS = VVSNS /2
1
IVTT,LEAK VTT leakage current
S3 = 0 V, S5 = +5 V,
VVTT = VVSNS /2
-10
10
VVTT
LDO linear regulator output
voltage (DDR2)
S3 = S5= +5 V, IVTT = 0 A,
MODE = DDRSEL = +5 V
0.9
V
LDO linear regulator output
voltage (DDR3)
S3 = S5= +5 V, IVTT = 0 A,
MODE = +5 V, DDRSEL = 0 V
0.75
LDO output accuracy respect
to VTTREF
S3 = S5 = MODE = + 5 V,
-1 mA < IVTT < 1 mA
-20
20
mV
S3 = S5 = MODE = +5 V,
-1 A < IVTT < 1 A
-25
25
S3 = S5 = MODE = +5 V,
-2 A < IVTT < 2 A
-35
35
Table 6.
Electrical characteristics (continued)
TA = 0 °C to 85 °C , VCC = AVCC = +5 V and LDOIN connected to VDDQ output if not
otherwise specified. (1)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com