 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
LFEC10 Datasheet(PDF) 28 Page - Lattice Semiconductor |
|
|
|||||||||||||||||||||||||||||
LFEC10 Datasheet(HTML) 28 Page - Lattice Semiconductor |
|
|
28 / 163 page  2-25 Architecture Lattice Semiconductor LatticeECP/EC Family Data Sheet Figure 2-29. Output Register Block Figure 2-30. ODDRXB Primitive Tristate Register Block The tristate register block provides the ability to register tri-state control signals from the core of the device before they are passed to the sysI/O buffers. The block contains a register for SDR operation and an additional latch for DDR operation. Figure 2-31 shows the diagram of the Tristate Register Block. In SDR mode, ONEG1 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured a D- type or latch. In DDR mode, ONEG1 is fed into one register on the positive edge of the clock and OPOS1 is latched. A multiplexer running off the same clock selects the correct register for feeding to the output (D0). D Q D Q D-Type ONEG0 From Routing CLK1 Programmed Control DO Latch LE* *Latch is transparent when input is low. OPOS0 OUTDDN /LATCH 0 1 0 1 To sysIO Buffer ODDRXB LSR Q DB CLK DA |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
New Zealand ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
