Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

L6756D Datasheet(PDF) 28 Page - STMicroelectronics

Part # L6756D
Description  2/3/4 phase buck controller for VR10, VR11 and VR11.1 processor applications
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6756D Datasheet(HTML) 28 Page - STMicroelectronics

Back Button L6756D Datasheet HTML 24Page - STMicroelectronics L6756D Datasheet HTML 25Page - STMicroelectronics L6756D Datasheet HTML 26Page - STMicroelectronics L6756D Datasheet HTML 27Page - STMicroelectronics L6756D Datasheet HTML 28Page - STMicroelectronics L6756D Datasheet HTML 29Page - STMicroelectronics L6756D Datasheet HTML 30Page - STMicroelectronics L6756D Datasheet HTML 31Page - STMicroelectronics L6756D Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 36 page
background image
Low power-state management and PSI#
L6756D
28/36
7
Low power-state management and PSI#
PSI# is an active-low input that can be set by the CPU to allow the regulator to enter power-
saving mode to maximize the system efficiency when in light-load conditions. The controller
constantly monitors the PSI_A pin to define the PSI strategy, that is the action performed by
the controller when PSI# is asserted. According to Table 9, by programming different
voltages on PSI_A, it is possible to configure the device to work at one or two phases while
PSI# is asserted. The device can also be configured to take no action so phase number will
not change after PSI# assertion.
In case the phase number is changed, the device will disable one or more phases by setting
in HiZ the relative PWM and re-configuring the internal phase-shift to maintain the
interleaving. Furthermore, the internal current-sharing will be adjusted to consider the phase
number reduction. ENDRV will remain asserted.
When PSI# is de-asserted, the device will return to the original configuration.
Start-up is performed with all the configured phases enabled. In case of DVID transitions,
the device will use all the phases available to perform the transition coming back to the PSI
reduced number of phases after the transition has.
PSI Strategy is continuously monitored across PSI_A pin.
Caution:
When PSI_A is set for working at 2phases when PSI# is asserted, the IC will work as if
configured for 2phases so enabling only Phase1 and Phase3.
Table 9.
PSI strategy
Figure 12.
System efficiency enhancement by PSI#
PSI_A
PSI Strategy
PSI#/VR10
GND / Open
No strategy.
IC will work in VR11 mode
VR10
100 k
Ω to VREF
Phase number set to 2 while PSI# is asserted (only phase1
and Phase3 are active).
PSI#
to VREF
Phase number set to 1 while PSI# is asserted (only phase1
is active).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com