Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

M306V2EEFS Datasheet(PDF) 144 Page - Renesas Technology Corp

Part # M306V2EEFS
Description  SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER with CLOSED CAPTION DECODER and ON-SCREEN DISPLAY CONTROLLER
PDF  271 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M306V2EEFS Datasheet(HTML) 144 Page - Renesas Technology Corp

Back Button M306V2EEFS Datasheet HTML 140Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 141Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 142Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 143Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 144Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 145Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 146Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 147Page - Renesas Technology Corp M306V2EEFS Datasheet HTML 148Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 144 / 271 page
background image
Rev.1.40
Oct 06, 2004 page 144 of 269
M306V2ME-XXXFP, M306V2EEFP
Standard Clock Mode
High-speed Clock Mode
6.5
µs (65 cycles) < SCL release time
1.0
µs (10 cycles) < SCL release time
3.25
µs (32.5 cycles) < Setup time
0.5
µs (5 cycles) < Setup time
3.25
µs (32.5 cycles) < Hold time
0.5
µs (5 cycles) < Hold time
(9) START/STOP condition detect conditions
The START/STOP condition detect conditions are shown in Figure 2.11.44 and Table 2.11.14. Only
when the 3 conditions of Table 2.11.14 are satisfied, a START/STOP condition can be detected.
Note: When a STOP condition is detected in the slave mode (MST = 0), an interrupt request signal
<IICIRQ> is generated to the CPU.
Fig. 2.11.44 START condition/STOP condition detect timing diagram
Table 2.11.14 START condition/STOP condition detect conditions
Note: Absolute time at BCLK = 10 MHz. The value in parentheses denotes the number of BCLK cycles.
Hold time
Setup
time
SCL
SDA
(START condition)
SDA
(STOP condition)
SCL release time
Hold time
Setup
time



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com