Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R8C2K Datasheet(PDF) 355 Page - Renesas Technology Corp

Part # R8C2K
Description  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K Datasheet(HTML) 355 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 351Page - Renesas Technology Corp R8C2K Datasheet HTML 352Page - Renesas Technology Corp R8C2K Datasheet HTML 353Page - Renesas Technology Corp R8C2K Datasheet HTML 354Page - Renesas Technology Corp R8C2K Datasheet HTML 355Page - Renesas Technology Corp R8C2K Datasheet HTML 356Page - Renesas Technology Corp R8C2K Datasheet HTML 357Page - Renesas Technology Corp R8C2K Datasheet HTML 358Page - Renesas Technology Corp R8C2K Datasheet HTML 359Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 355 / 471 page
background image
R8C/2K Group, R8C/2L Group
18. Hardware LIN
Rev.1.10
Dec 21, 2007
Page 338 of 450
REJ09B0406-0110
Figure 18.5
Example of Header Field Transmission Flowchart (1)
Timer RA Set to timer mode
Bits TMOD0 to TMOD2 in TRAMR register
← 000b
Timer RA Set the pulse output level from low to start
TEDGSEL bit in TRAIOC register
← 1
Timer RA Set the INT1/TRAIO pin to P1_5
TIOSEL bit in TRAIOC register
← 1
Timer RA Set the count source (f1, f2, f8, fOCO)
Bits TCK0 to TCK2 in TRAMR register
Timer RA Set the Synch Break width
TRAPRE register
TRA register
Hardware LIN Set to master mode
MST bit in LINCR register
← 1
Hardware LIN Set the LIN operation to start
LINE bit in LINCR register
← 1
Hardware LIN Set the register to enable interrupts
(Bus collision detection, Synch Break detection,
Synch Field measurement)
Bits BCIE, SBIE, SFIE in LINCR register
Hardware LIN Clear the status flags
(Bus collision detection, Synch Break detection,
Synch Field measurement)
Bits B2CLR, B1CLR, B0CLR in LINST register
← 1
Set the count source and
registers TRA and TRAPRE
as suitable for the Synch
Break period.
During master mode, the
Synch Field measurement-
completed interrupt cannot be
used.
A
For the hardware LIN
function, set the TIOSEL bit
in the TRAIOC register to 1.
UART0
Set to transmit/receive mode
(Transfer data length: 8 bits, Internal clock, 1 stop bit,
Parity disabled)
U0MR register
UART0
Set the BRG count source (f1, f8, f32)
U0C0CLK0 to 1 bit
UART0
Set the bit rate
U0BRG register
Hardware LIN Set the LIN operation to stop
LINCR register LINE bit
← 0
Set the BRG count source
and U0BRG register as
appropriate for the bit rate.
Hardware LIN Set bus collision detection enabled
BCE bit in LINCR2 register
← 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com