R8C2K datasheet(352/471 Pages) RENESAS

352 / 471 page

R8C/2K Group, R8C/2L Group

18. Hardware LIN

Rev.1.10

Dec 21, 2007

Page 335 of 450

REJ09B0406-0110

18.3

The hardware LIN contains the registers listed below.

These registers are detailed in Figures 18.2 and 18.3.

• LIN Control Register 2 (LINCR2)

• LIN Control Register (LINCR)

• LIN Status Register (LINST)

Figure 18.2

Registers LINCR2 and LINCR

LIN Control Register

Symbol

Address

After Reset

LINCR

0106h

00h

Bit Symbol

Bit Name

Function

NOTES:

LIN operation start bit

0 : Causes LIN to stop

1 : Causes LIN to start operating(3)

LIN operation mode setting bit(2)

0 : Slave mode

(Synch Break detection circuit actuated)

1 : Master mode

(timer RA output OR’ed w ith TXD0)

0 : Disables Synch Field measurement-

completed interrupt

1 : Enables Synch Field measurement-

completed interrupt

SFIE

Synch Field measurement-

completed interrupt enable bit

b7 b6 b5 b4 b3 b2 b1 b0

0 : RXD0 input enabled

1 : RXD0 input disabled

When this bit is set to 1, timer RA input is

enabled and RXD0 input is disabled.

When read, the content is 0.

RXD0 input status flag

Synch Break detection start

bit(1)

Synch Break detection interrupt

enable bit

Bus collision detection interrupt

enable bit

0 : Disables Synch Break detection interrupt

1 : Enables Synch Break detection interrupt

0 : Disables bus collision detection interrupt

1 : Enables bus collision detection interrupt

SBIE

BCIE

RXDSF

LSTART

Inputs to timer RA and UART0 are prohibited immediately after this bit is set to 1. (Refer to Figure 18.5 Exam ple of

Header Field Transm ission Flow chart (1) and Figure 18.9 Exam ple of Header Field Reception Flow chart

(2).)

Before changing LIN operation modes, temporarily stop the LIN operation (LINE bit = 0).

SBE

After setting the LSTART bit, confirm that the RXDSF flag is set to 1 before Synch Break input starts.

0 : Unmasked after Synch Break is detected

1 : Unmasked after Synch Field measurement

is completed

RXD0 input unmasking timing

select bit (effective only in slave

mode)

MST

LINE

LIN Control Register 2

Symbol

Address

After Reset

LINCR2

0105h

00h

Bit Symbol

Bit Name

Function

b3 b2 b1 b0

b7 b6 b5 b4

0 : Disables bus collision detection

1 : Enables bus collision detection

BCE

Bus collision during Sync Break

transmission detection enable bit

—

(b7-b3)

Nothing is assigned. If necessary, set to 0.

When read, the content is 0.

—

(b2-b1)

Reserved bits

Set to 0.

R8C2K Datasheet(PDF) 352 Page - Renesas Technology Corp

R8C2K Datasheet(HTML) 352 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL