Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

R8C2K Datasheet(PDF) 368 Page - Renesas Technology Corp

Part # R8C2K
Description  RENESAS MCU R8C FAMILY / R8C/2x SERIES
PDF  471 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R8C2K Datasheet(HTML) 368 Page - Renesas Technology Corp

Back Button R8C2K Datasheet HTML 364Page - Renesas Technology Corp R8C2K Datasheet HTML 365Page - Renesas Technology Corp R8C2K Datasheet HTML 366Page - Renesas Technology Corp R8C2K Datasheet HTML 367Page - Renesas Technology Corp R8C2K Datasheet HTML 368Page - Renesas Technology Corp R8C2K Datasheet HTML 369Page - Renesas Technology Corp R8C2K Datasheet HTML 370Page - Renesas Technology Corp R8C2K Datasheet HTML 371Page - Renesas Technology Corp R8C2K Datasheet HTML 372Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 368 / 471 page
background image
R8C/2K Group, R8C/2L Group
19. A/D Converter
Rev.1.10
Dec 21, 2007
Page 351 of 450
REJ09B0406-0110
Figure 19.3
Registers ADCON1, ADCON2, and AD
A/D Control Register 1
(1)
Symbol
Address
After Reset
ADCON1
00D7h
00h
Bit Symbol
Bit Name
Function
RW
NOTES:
1.
2.
3. When the VCUT bit is set to 1 (connected) from 0 (not connected), w ait for 1 µs or more before starting
A/D conversion.
b3 b2
VCUT
b1 b0
00
Refer to the description of the CKS0 bit in the
ADCON0 register function.
b7 b6 b5 b4
—
(b2-b0)
00
0
If the ADCON1 register is rew ritten during A/D conversion, the conversion result is undefined.
CKS1
RW
RW
RW
—
(b6-b7)
Reserved bits
VREF connect bit(3)
0 : VREF not connected
1 : VREF connected
Set the BITS bit to 0 (8-bit mode) in repeat mode.
Reserved bits
Set to 0.
8/10-bit mode select bit(2)
0 : 8-bit mode
1 : 10-bit mode
RW
Set to 0.
Frequency select bit 1
BITS
RW
A/D Control Register 2
(1)
Symbol
Address
After Reset
ADCON2
00D4h
00h
Bit Symbol
Bit Name
Function
RW
NOTE:
1.
0 : Without sample and hold
1 : With sample and hold
RW
If the ADCON2 register is rew ritten during A/D conversion, the conversion result is undefined.
SMP
A/D conversion method select bit
Nothing is assigned. If necessary, set to 0.
When read, the content is 0.
—
(b7-b4)
—
—
(b3-b1)
RW
Reserved bits
Set to 0.
b7 b6 b5 b4
0
b3 b2 b1 b0
00
A/D Register
Symbol
Address
After Reset
AD
00C1h-00C0h
Undefined
Function
RO
When BITS bit in ADCON1 register is
set to 1 (10-bit mode).
When BITS bit in ADCON1 register is
set to 0 (8-bit mode).
8 low -order bits in A/D conversion result
A/D conversion result
RW
RO
Nothing is assigned. If necessary, set to 0.
When read, the content is 0.
—
2 high-order bits in A/D conversion result
When read, the content is undefined.
b0
b7
(b8)
b0
(b15)
b7



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com