SH7606 datasheet(73/532 Pages) RENESAS

Part #	SH7606

Description	32-Bit RISC Microcomputer SuperH??RISC engine Family / SH7606 Series

PDF	532 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

73 / 532 page

Section 2 CPU

Rev. 4.00 Sep. 13, 2007 Page 47 of 502

REJ09B0239-0400

Instruction

Operation

Code

Execution

Cycles

T Bit

STS

MACL,Rn

MACL

→ Rn

0000nnnn00011010



STS

PR,Rn

→ Rn

0000nnnn00101010



STS.L MACH,@

–Rn

Rn–4

→ Rn, MACH → (Rn) 0100nnnn00000010



STS.L MACL,@

–Rn

Rn–4

→ Rn, MACL → (Rn) 0100nnnn00010010



STS.L PR,@

–Rn

Rn–4

→ Rn, PR → (Rn)

0100nnnn00100010



TRAPA #imm

/SR → Stack area,

(imm

× 4 + VBR) → PC

11000011iiiiiiii



Note:

Number of execution cycles until this LSI enters sleep mode.

About the number of execution cycles:

The table lists the minimum number of execution cycles. In practice, the number of

execution cycles will be increased depending on the conditions such as:

• When there is a conflict between instruction fetch and data access

• When the destination register of a load instruction (memory → register) is also used

by the instruction immediately after the load instruction.

SH7606 Datasheet(PDF) 73 Page - Renesas Technology Corp

SH7606 Datasheet(HTML) 73 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL