Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M16C/29 Datasheet(PDF) 464 Page - Renesas Technology Corp

Part # M16C/29
Description  RENESAS MCU M16C FAMILY / M16C/Tiny SERIES
PDF  499 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M16C/29 Datasheet(HTML) 464 Page - Renesas Technology Corp

Back Button M16C/29 Datasheet HTML 460Page - Renesas Technology Corp M16C/29 Datasheet HTML 461Page - Renesas Technology Corp M16C/29 Datasheet HTML 462Page - Renesas Technology Corp M16C/29 Datasheet HTML 463Page - Renesas Technology Corp M16C/29 Datasheet HTML 464Page - Renesas Technology Corp M16C/29 Datasheet HTML 465Page - Renesas Technology Corp M16C/29 Datasheet HTML 466Page - Renesas Technology Corp M16C/29 Datasheet HTML 467Page - Renesas Technology Corp M16C/29 Datasheet HTML 468Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 464 / 499 page
background image
p
u
o
r
G
9
2
/
C
6
1
M
22. Usage Notes
page 440
8
5
4
f
o
7
0
0
2
,
0
3
.r
a
M
2
1
.
1
.
v
e
R
2
1
1
0
-
1
0
1
0
B
9
0
J
E
R
8. If the CPU reads the ADi register (i = 0 to 7) at the same time the conversion result is stored in the ADi
register after completion of A/D conversion, an incorrect value may be stored in the ADi register. This
problem occurs when a divide-by-n clock derived from the main clock or a subclock is selected for CPU
clock.
• When operating in one-shot, single-sweep mode, simultaneous sample sweep mode, delayed
trigger mode 0 or delayed trigger mode 1
Check to see that A/D conversion is completed before reading the target ADi register. (Check the
ADIC register’s IR bit to see if A/D conversion is completed.)
• When operating in repeat mode or repeat sweep mode 0 or 1
Use the main clock for CPU clock directly without dividing it.
9. If A/D conversion is forcibly terminated while in progress by setting the ADST bit in the ADCON0
register to 0 (A/D conversion halted), the conversion result of the A/D converter is undefined. The
contents of ADi registers irrelevant to A/D conversion may also become undefined. If while A/D conver-
sion is underway the ADST bit is cleared to 0 in a program, ignore the values of all ADi registers.
10. When setting the ADST bit in the ADCON register to 0 and terminating forcefully by a program in
single sweep conversion mode, A/D delayed trigger mode 0 and A/D delayed trigger mode 1 during
A/D converting operation, the A/D interrupt request may be generated. If this causes a problem, set the
ADST bit to 0 after an interrupt is disabled.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com