M32CSLASH8A datasheet(366/372 Pages) RENESAS

366 / 372 page

M32C/8A Group

24. Usage Notes

Rev.1.00

Jul 15, 2007

Page 349 of 352

REJ09B0385-0100

24.11 Programmable I/O Ports

• Pins P7_2 to P7_5, P8_0, and P8_1 have the forced cutoff function of the three-phase PWM output. When

these ports are set in output mode (port output, timer output, three-phase PWM output, serial interface output),

they are affected by the three-phase motor control timer function and the NMI pin setting. Table 24.5 shows

the INVC0 register setting, NMI pin input level, and output pin states.

Table 24.5

INVC0 Register Setting, NMI Pin Level, and Output Pin Status

−: Not affected by the bit setting nor the pin state

NOTE:

1. The INV03 bit becomes 0 after a low-level (“L”) signal is applied to the NMI pin.

• The availability of the pull-up resistors is undefined until the internal power voltage stabilizes even if the

RESET pin is held “L”.

Setting Value of the INVC0 Register

NMI Pin

Input Level

Pin States of P7_2 to P7_5, P8_0, P8_1

(when set in output mode)

INV02 Bit

INV03 Bit

(three-phase motor control

timer function not used)

−−

Output functions selected using registers

PS1, PSL1, PSC, PS2, and PSL2

(three-phase motor control

timer function used)

(three-phase motor control

timer output disabled)

−

High-impedance states

(three-phase motor control

timer output enabled)(1)

Output functions selected using registers

PS1, PSL1, PSC, PS2, and PSL2

(forcibly

terminated)

High-impedance states

M32C/8A Datasheet(PDF) 366 Page - Renesas Technology Corp

M32C/8A Datasheet(HTML) 366 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL