| Electronic Components Datasheet Search |
|
H838532H Datasheet(PDF) 269 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H838532H Datasheet(HTML) 269 Page - Renesas Technology Corp |
|
269 / 508 page ![]() Section 9 Timers Rev. 1.00 May 30, 2008 Page 249 of 484 REJ09B0436-0100 (4) Timer Mode Register G (TMG) OVFH CCLR0 CKS1 CKS0 OVFL OVIE IIEGS CCLR1 7 6 543210 0 0000000 R/W* R/W R/W R/W R/W* R/W R/W R/W Bit: Initial value: Read/Write: Note: * Bits 7 and 6 can only be written with 0, for flag clearing. TMG is an 8-bit read/write register that performs TCG clock selection from four internal clock sources, counter clear selection, and edge selection for the input capture input signal interrupt request, controls enabling of overflow interrupt requests, and also contains the overflow flags. TMG is initialized to H'00 upon reset. Bit 7: Timer overflow flag H (OVFH) Bit 7 is a status flag indicating that TCG has overflowed from H'FF to H'00 when the input capture input signal is high. This flag is set by hardware and cleared by software. It cannot be set by software. Bit 7 OVFH Description 0 Clearing condition: (initial value) After reading OVFH = 1, cleared by writing 0 to OVFH 1 Setting condition: Set when TCG overflows from H'FF to H'00 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |