Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

H8S2245 Datasheet(PDF) 370 Page - Renesas Technology Corp

Part # H8S2245
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
PDF  818 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S2245 Datasheet(HTML) 370 Page - Renesas Technology Corp

Back Button H8S2245 Datasheet HTML 366Page - Renesas Technology Corp H8S2245 Datasheet HTML 367Page - Renesas Technology Corp H8S2245 Datasheet HTML 368Page - Renesas Technology Corp H8S2245 Datasheet HTML 369Page - Renesas Technology Corp H8S2245 Datasheet HTML 370Page - Renesas Technology Corp H8S2245 Datasheet HTML 371Page - Renesas Technology Corp H8S2245 Datasheet HTML 372Page - Renesas Technology Corp H8S2245 Datasheet HTML 373Page - Renesas Technology Corp H8S2245 Datasheet HTML 374Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 370 / 818 page
background image
Section 9 16-Bit Timer Pulse Unit (TPU)
Rev.3.00 Mar. 26, 2007 Page 328 of 772
REJ09B0355-0300
9.4.4
Buffer Operation
Buffer operation, provided for channel 0 enables TGRC and TGRD to be used as buffer registers.
Buffer operation differs depending on whether TGR has been designated as an input capture
register or as a compare match register.
Table 9.5 shows the register combinations used in buffer operation.
Table 9.5
Register Combinations in Buffer Operation
Channel
Timer General Register
Buffer Register
0TGR0A
TGR0C
TGR0B
TGR0D
When TGR is an output compare register: When a compare match occurs, the value in the
buffer register for the corresponding channel is transferred to the timer general register.
This operation is illustrated in figure 9.16.
Buffer register
Timer general
register
TCNT
Comparator
Compare match signal
Figure 9.16 Compare Match Buffer Operation
When TGR is an input capture register: When input capture occurs, the value in TCNT is
transferred to TGR and the value previously held in the timer general register is transferred to the
buffer register.
This operation is illustrated in figure 9.17.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com