H8S2245 datasheet(528/818 Pages) RENESAS

528 / 818 page

Section 13 Smart Card Interface

Rev.3.00 Mar. 26, 2007 Page 486 of 772

REJ09B0355-0300

Table 13.3

Smart Card Interface Register Settings

Bit

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

SMR

CKS1

CKS0

BRR

BRR7

BRR6

BRR5

BRR4

BRR3

BRR2

BRR1

BRR0

SCR

TIE

RIE

CKE1*

CKE0

TDR

TDR7

TDR6

TDR5

TDR4

TDR3

TDR2

TDR1

TDR0

SSR

TDRE

RDRF

ORER

ERS

PER

TEND

RDR

RDR7

RDR6

RDR5

RDR4

RDR3

RDR2

RDR1

RDR0

SCMR

——

SDIR

SINV

—

SMIF

Legend:

— : Unused bit

Note:

The CKE1 bit must be cleared to 0 when the GM bit in SMR is cleared to 0.

SMR Setting

The GM bit is cleared to 0 in normal smart card interface mode, and set to 1 in GSM mode. The

E bit is cleared to 0 if the IC card is of the direct convention type, and set to 1 if of the inverse

convention type.

Bits CKS1 and CKS0 select the clock source of the on-chip baud rate generator. See section

13.3.5, Clock.

BRR Setting

BRR is used to set the bit rate. See section 13.3.5, Clock, for the method of calculating the value

to be set.

SCR Setting

The function of the TIE, RIE, TE, and RE bits is the same as for the normal SCI. For details, see

section 12, Serial Communication Interface (SCI).

Bits CKE1 and CKE0 specify the clock output. When the GM bit in SMR is cleared to 0, set these

bits to B'00 if a clock is not to be output, or to B'01 if a clock is to be output. When the GM bit in

SMR is set to 1, clock output is performed. The clock output can also be fixed high or low.

H8S2245 Datasheet(PDF) 528 Page - Renesas Technology Corp

H8S2245 Datasheet(HTML) 528 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL