H8S2245 datasheet(549/818 Pages) RENESAS

549 / 818 page

Section 14 A/D Converter

Rev.3.00 Mar. 26, 2007 Page 507 of 772

REJ09B0355-0300

14.2

14.2.1

A/D Data Registers A to D (ADDRA to ADDRD)

AD9

Bit

Initial value

R/W

AD8

AD7

AD6

AD5

AD4

AD3

AD2

AD1

AD0

—

There are four 16-bit read-only ADDR registers, ADDRA to ADDRD, used to store the results of

A/D conversion.

The 10-bit data resulting from A/D conversion is transferred to the ADDR register for the selected

channel and stored there. The upper 8 bits of the converted data are transferred to the upper byte

(bits 15 to 8) of ADDR, and the lower 2 bits are transferred to the lower byte (bits 7 and 6) and

stored. Bits 5 to 0 are always read as 0.

The correspondence between the analog input channels and ADDR registers is shown in table

14.3.

ADDR can always be read by the CPU. The upper byte can be read directly, but for the lower

byte, data transfer is performed via a temporary register (TEMP). For details, see section 14.3,

Interface to Bus Master.

The ADDR registers are initialized to H'0000 by a reset, and in standby mode or module stop

mode.

Table 14.3

Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel

A/D Data Register

AN0

ADDRA

AN1

ADDRB

AN2

ADDRC

AN3

ADDRD

H8S2245 Datasheet(PDF) 549 Page - Renesas Technology Corp

H8S2245 Datasheet(HTML) 549 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL