H8S2245 datasheet(550/818 Pages) RENESAS

550 / 818 page

Section 14 A/D Converter

Rev.3.00 Mar. 26, 2007 Page 508 of 772

REJ09B0355-0300

14.2.2

A/D Control/Status Register (ADCSR)

ADF

R/(W)*

ADIE

R/W

ADST

R/W

SCAN

R/W

CKS

R/W

CH0

R/W

—

R/W

CH1

R/W

Bit

Initial value

R/W

Note: * Only 0 can be written to bit 7, to clear this flag.

ADCSR is an 8-bit readable/writable register that controls A/D conversion operations and shows

the status of the operation.

ADCSR is initialized to H'00 by a reset, and in hardware standby mode or module stop mode.

Bit 7—A/D End Flag (ADF): Status flag that indicates the end of A/D conversion.

Bit 7

ADF

Description

[Clearing conditions]

(Initial value)

• When 0 is written to the ADF flag after reading ADF = 1

• When the DTC* is activated by an ADI interrupt and ADDR is read

[Setting conditions]

• Single mode: When A/D conversion ends

• Scan mode: When A/D conversion ends on all specified channels

Note:

The flag is cleared only when DISEL in DTC is 0 and the transfer counter value is not 0.

Bit 6—A/D Interrupt Enable (ADIE): Selects enabling or disabling of interrupt (ADI) requests

at the end of A/D conversion.

Bit 6

ADIE

Description

A/D conversion end interrupt (ADI) request disabled

(Initial value)

A/D conversion end interrupt (ADI) request enabled

H8S2245 Datasheet(PDF) 550 Page - Renesas Technology Corp

H8S2245 Datasheet(HTML) 550 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL