H8S2245 datasheet(302/818 Pages) RENESAS

302 / 818 page

Section 8 I/O Ports

Rev.3.00 Mar. 26, 2007 Page 260 of 772

REJ09B0355-0300

8.10.2

Table 8.17 shows the port D register configuration.

Table 8.17

Port D Registers

Name

Abbreviation

R/W

Initial Value

Address*

Port D data direction register

PDDDR

H'00

H'FEBC

Port D data register

PDDR

R/W

H'00

H'FF6C

Port D register

PORTD

Undefined

H'FF5C

Port D MOS pull-up control register

PDPCR

R/W

H'00

H'FF73

Note:

Lower 16 bits of the address.

Port D Data Direction Register (PDDDR)

PD7DDR

PD6DDR

PD5DDR

PD4DDR

PD3DDR

PD0DDR

PD2DDR

PD1DDR

Bit

Initial value

R/W

PDDDR is an 8-bit write-only register, the individual bits of which specify input or output for the

pins of port D. PDDDR cannot be read; if it is, an undefined value will be read.

This register is a write-only register, and cannot be written by bit manipulation instruction. For

details, see section 2.10.4, Access Methods for Registers with Write-Only Bits.

PDDDR is initialized to H'00 by a power-on reset, and in hardware standby mode. It retains its

prior state after a manual reset, and in software standby mode.

• Modes 1, 2, 4, 5, and 6

The input/output direction specification by PDDDR is ignored, and port D is automatically

designated for data I/O.

Note:

Modes 2 and 6 cannot be used in the H8S/2240.

• Modes 3 and 7

Setting a PDDDR bit to 1 makes the corresponding port D pin an output port, while clearing

the bit to 0 makes the pin an input port.

Note:

Modes 3 and 7 cannot be used in the H8S/2240.

H8S2245 Datasheet(PDF) 302 Page - Renesas Technology Corp

H8S2245 Datasheet(HTML) 302 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL