Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HD6432351 Datasheet(PDF) 441 Page - Renesas Technology Corp

Part # HD6432351
Description  16-Bit Single-Chip Microcomputer
PDF  1025 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432351 Datasheet(HTML) 441 Page - Renesas Technology Corp

Back Button HD6432351 Datasheet HTML 437Page - Renesas Technology Corp HD6432351 Datasheet HTML 438Page - Renesas Technology Corp HD6432351 Datasheet HTML 439Page - Renesas Technology Corp HD6432351 Datasheet HTML 440Page - Renesas Technology Corp HD6432351 Datasheet HTML 441Page - Renesas Technology Corp HD6432351 Datasheet HTML 442Page - Renesas Technology Corp HD6432351 Datasheet HTML 443Page - Renesas Technology Corp HD6432351 Datasheet HTML 444Page - Renesas Technology Corp HD6432351 Datasheet HTML 445Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 441 / 1025 page
background image
Section 9 I/O Ports
Rev. 3.00 Sep 15, 2006 page 407 of 988
REJ09B0330-0300
• Mode 1 [H8S/2350]; modes 1 and 2 [H8S/2351]
Pin PG4 functions as a bus control output pin (CS0) when the corresponding PGDDR bit is set
to 1, and as an input port when the bit is cleared to 0.
For pins PG3 to PG0, setting the corresponding PGDDR bit to 1 makes the pin an output port,
while clearing the bit to 0 makes the pin an input port.
• Modes 3 and 7 [H8S/2351 only]
Setting a PGDDR bit to 1 makes the corresponding port G pin an output port, while clearing
the bit to 0 makes the pin an input port.
• Modes 4 and 5 [H8S/2350]; modes 4, 5, and 6 [H8S/2351]
Pins PG4 to PG1 function as bus control output pins (CS0 to CS3) when the corresponding
PGDDR bits are set to 1, and as input ports when the bits are cleared to 0.
Pin PG0 functions as the CAS output pin when DRAM interface is designated. Otherwise,
setting the corresponding PGDDR bit to 1 makes the pin an output port, while clearing the bit
to 0 makes the pin an input port. For details of the DRAM interfaces, see section 6, Bus
Controller.
Port G Data Register (PGDR)
7
—
Undefined
—
6
—
Undefined
—
5
—
Undefined
—
4
PG4DR
0
R/W
3
PG3DR
0
R/W
0
PG0DR
0
R/W
2
PG2DR
0
R/W
1
PG1DR
0
R/W
Bit
Initial value
R/W
:
:
:
PGDR is an 8-bit readable/writable register that stores output data for the port G pins (PG4 to
PG0).
Bits 7 to 5 are reserved; they return an undetermined value if read, and cannot be modified.
PGDR is initialized to H'00 (bits 4 to 0) by a power-on reset, and in hardware standby mode. It
retains its prior state after a manual reset, and in software standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com