Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

HD6432351 Datasheet(PDF) 639 Page - Renesas Technology Corp

Part # HD6432351
Description  16-Bit Single-Chip Microcomputer
PDF  1025 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432351 Datasheet(HTML) 639 Page - Renesas Technology Corp

Back Button HD6432351 Datasheet HTML 635Page - Renesas Technology Corp HD6432351 Datasheet HTML 636Page - Renesas Technology Corp HD6432351 Datasheet HTML 637Page - Renesas Technology Corp HD6432351 Datasheet HTML 638Page - Renesas Technology Corp HD6432351 Datasheet HTML 639Page - Renesas Technology Corp HD6432351 Datasheet HTML 640Page - Renesas Technology Corp HD6432351 Datasheet HTML 641Page - Renesas Technology Corp HD6432351 Datasheet HTML 642Page - Renesas Technology Corp HD6432351 Datasheet HTML 643Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 639 / 1025 page
background image
Section 13 Serial Communication Interface (SCI)
Rev. 3.00 Sep 15, 2006 page 605 of 988
REJ09B0330-0300
Table 13.12 SCI Interrupt Sources
Channel
Interrupt
Source
Description
DTC
Activation
DMAC
Activation
Priority*
0
ERI
Interrupt due to receive error
(ORER, FER, or PER)
Not
possible
Not
possible
High
RXI
Interrupt due to receive data full
state (RDRF)
Possible
Possible
TXI
Interrupt due to transmit data empty
state (TDRE)
Possible
Possible
TEI
Interrupt due to transmission end
(TEND)
Not
possible
Not
possible
1
ERI
Interrupt due to receive error
(ORER, FER, or PER)
Not
possible
Not
possible
RXI
Interrupt due to receive data full
state (RDRF)
Possible
Possible
TXI
Interrupt due to transmit data empty
state (TDRE)
Possible
Possible
TEI
Interrupt due to transmission end
(TEND)
Not
possible
Not
possible
Low
Note:
* This table shows the initial state immediately after a reset. Relative priorities among
channels can be changed by means of the interrupt controller.
A TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1. The
TEND flag is cleared at the same time as the TDRE flag. Consequently, if a TEI interrupt and a
TXI interrupt are requested simultaneously, the TXI interrupt may have priority for acceptance,
with the result that the TDRE and TEND flags are cleared. Note that the TEI interrupt will not be
accepted in this case.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com