HD6432351 datasheet(682/1025 Pages) RENESAS

682 / 1025 page

Section 15 A/D Converter

Rev. 3.00 Sep 15, 2006 page 648 of 988

REJ09B0330-0300

Bits 2 to 0—Channel Select 2 to 0 (CH2 to CH0): Together with the SCAN bit, these bits select

the analog input channels.

Only set the input channel while conversion is stopped (ADST = 0).

Group

Selection

Channel Selection

Description

CH2

CH1

CH0

Single Mode

Scan Mode

AN0 (Initial value)

AN0

AN1

AN0, AN1

AN2

AN0 to AN2

AN3

AN0 to AN3

AN4

AN5

AN4, AN5

AN6

AN4 to AN6

AN7

AN4 to AN7

15.2.3

A/D Control Register (ADCR)

TRGS1

R/W

TRGS0

R/W

—

Bit

Initial value

R/W

ADCR is an 8-bit readable/writable register that enables or disables external triggering of A/D

conversion operations.

ADCR is initialized to H'3F by a reset, and in standby mode or module stop mode.

Bits 7 and 6—Timer Trigger Select 1 and 0 (TRGS1, TRGS0): Select enabling or disabling of

the start of A/D conversion by a trigger signal. Only set bits TRGS1 and TRGS0 while conversion

is stopped (ADST = 0).

HD6432351 Datasheet(PDF) 682 Page - Renesas Technology Corp

HD6432351 Datasheet(HTML) 682 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL