HD64F2149YV datasheet(516/1075 Pages) RENESAS

516 / 1075 page

Section 15 Serial Communication Interface (SCI, IrDA)

Rev. 3.00 Jan 18, 2006 page 488 of 1044

REJ09B0280-0300

TXI interrupt are requested simultaneously, the TXI interrupt will have priority for acceptance,

and the TDRE flag and TEND flag may be cleared. Note that the TEI interrupt will not be

accepted in this case.

15.5

Usage Notes

The following points should be noted when using the SCI.

Relation between Writes to TDR and the TDRE Flag

The TDRE flag in SSR is a status flag that indicates that transmit data has been transferred from

TDR to TSR. When the SCI transfers data from TDR to TSR, the TDRE flag is set to 1.

Data can be written to TDR regardless of the state of the TDRE flag. However, if new data is

written to TDR when the TDRE flag is cleared to 0, the data stored in TDR will be lost since it has

not yet been transferred to TSR. It is therefore essential to check that the TDRE flag is set to 1

before writing transmit data to TDR.

Operation when Multiple Receive Errors Occur Simultaneously

If a number of receive errors occur at the same time, the state of the status flags in SSR is as

shown in table 15.14. If there is an overrun error, data is not transferred from RSR to RDR, and

the receive data is lost.

Table 15.14 State of SSR Status Flags and Transfer of Receive Data

SSR Status Flags

RDRF

ORER

FER

PER

Receive Data Transfer

RSR to RDR

Receive Errors

Overrun error

Framing error

001

Parity error

Overrun error + framing error

Overrun error + parity error

Framing error + parity error

Overrun error + framing error +

parity error

Notes: O: Receive data is transferred from RSR to RDR.

X: Receive data is not transferred from RSR to RDR.

HD64F2149YV Datasheet(PDF) 516 Page - Renesas Technology Corp