Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

Preview PDF HTML

HD64F2149YV Datasheet(PDF) 637 Page - Renesas Technology Corp

Part # HD64F2149YV
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1075 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD64F2149YV Datasheet(HTML) 637 Page - Renesas Technology Corp

Back Button HD64F2149YV Datasheet HTML 633Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 634Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 635Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 636Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 637Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 638Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 639Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 640Page - Renesas Technology Corp HD64F2149YV Datasheet HTML 641Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 637 / 1075 page
background image
Section 18B Host Interface LPC Interface (LPC)
Rev. 3.00 Jan 18, 2006 page 609 of 1044
REJ09B0280-0300
18B.2
Register Descriptions
18B.2.1 System Control Registers (SYSCR, SYSCR2)
• SYSCR
Bit
7
654321
0
CS2E
IOSE
INTM1
INTM0
XRST
NMIEG
HIE
RAME
Initial value
0
000100
1
Read/Write
R/W
R/W
R
R/W
R
R/W
R/W
R/W
• SYSCR2
Bit
7
654321
0
KWUL1
KWUL0
P6PUE
—
SDE
CS4E
CS3E
HI12E
Initial value
0
000000
0
Read/Write
R/W
R/W
R/W
—
R/W
R/W
R/W
R/W
SYSCR and SYSCR2 are 8-bit readable/writable registers that control the chip operations. The
settings of HIF:XBS related bits do not affect the operation of the chip’s HIF:LPC. However, for
reasons relating to the configuration of the program development tool (emulator), when the
HIF:LPC is used, bit HI12E in SYSCR2 should not be set to 1.
For details of the individual bits, see section 18A.2.1, System Control Register (SYSCR), section
18A.2.2, System Control Register 2 (SYSCR2), section 3.2.2, System Control Register (SYSCR),
section 5.2.1, System Control Register (SYSCR), and section 8, I/O Ports.
SYSCR and SYSCR2 are initialized to H'09 and H'00, respectively, by a reset and in hardware
standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com