Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

M32C/86 Datasheet(PDF) 459 Page - Renesas Technology Corp

Part # M32C/86
Description  RENESAS 16/32-BIT SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M32C/80 SERIES
PDF  505 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/86 Datasheet(HTML) 459 Page - Renesas Technology Corp

Back Button M32C/86 Datasheet HTML 455Page - Renesas Technology Corp M32C/86 Datasheet HTML 456Page - Renesas Technology Corp M32C/86 Datasheet HTML 457Page - Renesas Technology Corp M32C/86 Datasheet HTML 458Page - Renesas Technology Corp M32C/86 Datasheet HTML 459Page - Renesas Technology Corp M32C/86 Datasheet HTML 460Page - Renesas Technology Corp M32C/86 Datasheet HTML 461Page - Renesas Technology Corp M32C/86 Datasheet HTML 462Page - Renesas Technology Corp M32C/86 Datasheet HTML 463Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 459 / 505 page
background image
Page 436
9
7
4
f
o
5
0
0
2
,
8
0
.
p
e
S
0
0
.
1
.
v
e
R
0
0
1
0
-
4
0
2
0
B
9
0
J
E
R
26. Electrical Characteristics (M32C/86)
)
T
6
8
/
C
2
3
M
,
6
8
/
C
2
3
M
(
p
u
o
r
G
6
8
/
C
2
3
M
Figure 26.3 VCC=5V Timing Diagram (1)
BCLK
RD
18ns.max
-5ns.min
Hi-Z
DB
0ns.min
0ns.min
tsu(DB-BCLK)
td(BCLK-RD)
26ns.min(1)
CSi
td(BCLK-CS)
18ns.max(1)
ADi
th(BCLK-AD)
-3ns.min
th(BCLK-CS)
-3ns.min
BHE
tcyc
td(BCLK-AD)
0ns.min
tac1(AD-DB)(2)
WR,WRL,
WRH
18ns.max
-5ns.min
BCLK
CSi
td(BCLK-CS)
18ns.max
ADi
td(BCLK-AD)
18ns.max
-3ns.min
-3ns.min
tcyc
BHE
DBi
td(BCLK-WR)
th(WR-DB)(3)
td(DB-WR)=(tcyc x m-20)ns.min
(if external bus cycle is a
φ+bφ, m=b)
th(WR-DB)=(tcyc/2-10)ns.min
th(WR-AD)=(tcyc/2-10)ns.min
th(WR-CS)=(tcyc/2-10)ns.min
tw(WR)=(tcyc/2 x n-15)ns.min
(if external bus cycle is a
φ+bφ , n=(bx2)-1)
Vcc=5V
th(BCLK-RD)
th(RD-DB)
th(RD-AD)
th(RD-CS)
th(BCLK-WR)
th(BCLK-AD)
th(BCLK-CS)
th(WR-CS)(3)
th(WR-AD)(3)
tw(WR)(3)
tac1(RD-DB)(2)
18ns.max(1)
[ Read Timing ] (1
φ +1φ Bus Cycle)
[ Write timing ] (1
φ +1φ Bus Cycle)
NOTES:
3. Varies with operation frequency:
Measurement Conditions:
• VCC=4.2 to 5.5V
• Input high and low voltage: VIH=2.5V, VIL=0.8V
• Output high and low voltage: VOH=2.0V, VOL=0.8V
Memory Expansion Mode and Microprocessor Mode
(when accessing an external memory space)
NOTES:
1. Values guaranteed only when the microcomputer is used independently.
A maximum of 35ns is guaranteed for td(BCLK-AD)+tsu(DB-BCLK).
2. Varies with operation frequency:
tac1(RD-DB)=(tcyc/2 x m-35)ns.max (if external bus cycle is a
φ + bφ, m=(b x 2)+1)
tac1(AD-DB)=(tcyc x n-35)ns.max (if external bus cycle is a
φ + bφ, n=a+b)
td(DB-WR)(3)
tcyc=
10
f(BCLK)
9



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com