| Electronic Components Datasheet Search |
|
M32C/86 Datasheet(PDF) 460 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
M32C/86 Datasheet(HTML) 460 Page - Renesas Technology Corp |
|
460 / 505 page ![]() Page 437 9 7 4 f o 5 0 0 2 , 8 0 . p e S 0 0 . 1 . v e R 0 0 1 0 - 4 0 2 0 B 9 0 J E R 26. Electrical Characteristics (M32C/86) ) T 6 8 / C 2 3 M , 6 8 / C 2 3 M ( p u o r G 6 8 / C 2 3 M Figure 26.4 VCC=5V Timing Diagram (2) BCLK CSi ADi RD -5ns.min BHE ADi /DBi 26ns.min td(BCLK-RD) tsu(DB-BCLK) tac2(RD-DB) tdz(RD-AD) 8ns.max ALE td(BCLK-ALE) 18ns.max td(BCLK-CS) td(AD-ALE) th(ALE-AD) th(BCLK-RD) th(RD-AD) th(RD-DB) td(BCLK-AD) th(BCLK-CS) th(RD-CS) th(BCLK-ALE) tcyc Memory Expansion Mode and Microprocessor Mode (when accessing an external memory space with the multiplexed bus) -5ns.min BCLK CSi ADi BHE ADi /DBi WR,WRL, WRH th(WR-CS) ALE th(BCLK-WR) td(DB-WR) 18ns.max tac2(AD-DB) [ Read Timing ] (2 φ +2φ Bus Cycle) Address (1) (1) (1) td(AD-ALE)=(tcyc/2 x n-20)ns.min (if external bus cycle is a φ + bφ, n=a) th(ALE-AD)=(tcyc/2 x n-10)ns.min (if external bus cycle is a φ + bφ, n=a) th(RD-AD)=(tcyc/2-10)ns.min, th(RD-CS)=(tcyc/2-10)ns.min tac2(RD-DB)=(tcyc/2 x m-35)ns.max (if external bus cycle is a φ + bφ, m=(b x 2)-1) tac2(AD-DB)=(tcyc/2 x p-35)ns.max (if external bus cycle is a φ + bφ, p={(a+b-1) x 2}+1) NOTES: 1. Varies with operation frequency: Data input Address (1) [ Write Timing ] (2 φ +2φ Bus Cycle) Address Data output Address (2) (2) td(AD-ALE)=(tcyc/2 x n - 20)ns.min (if external bus cycle is a φ + bφ, n=a) th(ALE-AD)=(tcyc/2 x n -10)ns.min (if external bus cycle is a φ + bφ, n=a) th(WR-AD)=(tcyc/2-10)ns.min, th(WR-CS)=(tcyc/2-10)ns.min, th(WR-DB)=(tcyc/2-10)ns.min td(DB-WR)=(tcyc/2 x m-25)ns.min (if external bus cycle is a φ + bφ, m=(b x 2)-1) NOTES: 2. Varies with operation frequency: Measurement Conditions: • VCC=4.2 to 5.5V • Input high and low voltage: VIH=2.5V, VIL=0.8V • Output high and low voltage: VOH=2.0V, VOL=0.8V -3ns.min (1) th(BCLK-AD) -3ns.min 0ns.min (1) 18ns.max -2ns.min 18ns.max 18ns.max th(WR-DB) (2) th(BCLK-AD) -3ns.min th(WR-AD) 18ns.max td(BCLK-WR) 18ns.max td(BCLK-AD) td(AD-ALE) (2) td(BCLK-CS) 18ns.max td(BCLK-ALE) -2ns.min th(BCLK-ALE) tcyc (2) th(BCLK-CS) -3ns.min th(ALE-AD) (2) tcyc= 10 f(BCLK) 9 Vcc=5V |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |