M32CSLASH86T datasheet(199/505 Pages) RENESAS

199 / 505 page

Page 176

16. Three-Phase Motor Control Timer Functions

)

(

INV10

INV11

INV12

INV13

INV15

INV14

Function

Three-Phase PWM Control Register 1(1)

Timer A1, A2 and A4

Start Trigger Select Bit

Carrier Wave Detect Flag(4)

Dead Time Timer Trigger

Select Bit

Output Polarity Control Bit

0: Timer A1 reload control signal is "0"

1: Timer A1 reload control signal is "1"

Timer A1-1, A2-1 and

A4-1 Control Bit(2, 3)

0: Three-phase mode 0

1: Three-phase mode 1

Dead Time Timer

Count Source Select Bit

0 : f1

1 : f1 divided-by-2

0: Timer B2 counter underflows

1: Timer B2 counter underflows and

write to the TB2 register

0 : Active "L" of an output waveform

1 : Active "H" of an output waveform

Dead Time Disable Bit

0: Enables dead time

1: Disables dead time

Bit Name

Bit

Symbol

Address

After Reset

INVC1

030916

0016

Reserved Bit

Set to "0"

NOTES:

1. Rewrite the INVC1 register after the PRC1 bit in the PRCR register is set to "1" (write enable).

The timers A1, A2, A4, and B2 must be stopped during rewrite.

2. The following table lists how the INV11 bit setting works.

3. When the INV06 bit in the INVC0 registser is set to "1" (sawtooth wave modulation mode), set the

INV11 bit to "0". Also, when the INV11 bit is set to "0", set the PWCON bit in the TB2SC register to

"0" (Timer B2 counter underflows).

4. The INV13 bit setting is enabled only when the INV06 bit is set to "0" (Triangular wave modulation

mode) and the INV11 bit to "1".

5. If the following conditions are all met, set the INV16 bit to "1".

• The INV15 bit is set to "0"

• The Dij bit (i=U, V or W, j=0, 1) and DiBj bit always have different values when the INV03 bit in

the INVC0 register is set to "1". (The positive-phase and negative-phase outputs always provide

opposite level signals.)

If the above conditions are not met, set the INV16 bit to "0".

0: Falling edge of a one-shot pulse of

the timer A1, A2 and A4(5)

1: Rising edge of the three-phase output

shift register (U-, V-, W-phase)

INV16

(b7)

TA11, TA21 and TA41 Registers

Not used

Used

INV13 Bit

Disabled

Enabled

Item

Mode

INV11 = 0

INV11 = 1

Three-phase mode 0

Three-phase mode 1

Disabled. The ICTB2 counter is

incremented whenever the timer B2

counter underflows

Enabled when INV11=1 and INV06=0

INV01 and INV00 Bit

in the INVC0 Register

Figure 16.3 INVC1 Register

M32C/86T Datasheet(PDF) 199 Page - Renesas Technology Corp

M32C/86T Datasheet(HTML) 199 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL