R5F2L358ADFP datasheet(84/848 Pages) RENESAS

84 / 848 page

5. Resets

REJ09B0441-0010 Rev.0.10

Jul 30, 2008

Page 48 of 809

Under development Preliminary specification

Specifications in this manual are tentative and subject to change.

R8C/L35A Group, R8C/L36A Group, R8C/L38A Group, R8C/L3AA Group,

R8C/L35B Group, R8C/L36B Group, R8C/L38B Group, R8C/L3AB Group

Resets

The following resets are available: hardware reset, power-on reset, voltage monitor 0 reset, watchdog timer reset, and

software reset.

Table 5.1 lists the Reset Names and Sources and Figure 5.1 shows the Reset Circuit Block Diagram.

Figure 5.1

Reset Circuit Block Diagram

Table 5.1

Reset Names and Sources

Reset Name

Source

Hardware reset

The input voltage to the RESET pin is held low.

Power-on reset

VCC rises.

Voltage monitor 0 reset

VCC falls. (Monitor voltage: Vdet0)

Watchdog timer reset

Underflow of the watchdog timer

Software reset

Write 1 to the PM03 bit in the PM0 register.

RESET

Power-on reset

circuit

Voltage

detection

circuit

Watchdog

timer

CPU

Pins, CPU, and SFRs (1)

VCC

Hardware reset

Power-on reset

Voltage monitor 0 reset

Watchdog timer

reset

Software reset

Note:

1. The CWR bit in the RSTFR register is set to 0 (cold start-up) after power-on, voltage monitor 0 reset, or

exit from power-off mode. This bit remains unchanged at a software reset, watchdog timer reset, or

oscillation detection reset.

R5F2L358ADFP Datasheet(PDF) 84 Page - Renesas Technology Corp

R5F2L358ADFP Datasheet(HTML) 84 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL