Electronic Components Datasheet Search
  New Zealand  ▼
ALLDATASHEET.CO.NZ

X  

SH7751R Datasheet(PDF) 21 Page - Renesas Technology Corp

Part # SH7751R
Description  32-Bit RISC Microcomputer
PDF  1224 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7751R Datasheet(HTML) 21 Page - Renesas Technology Corp

Back Button SH7751R Datasheet HTML 17Page - Renesas Technology Corp SH7751R Datasheet HTML 18Page - Renesas Technology Corp SH7751R Datasheet HTML 19Page - Renesas Technology Corp SH7751R Datasheet HTML 20Page - Renesas Technology Corp SH7751R Datasheet HTML 21Page - Renesas Technology Corp SH7751R Datasheet HTML 22Page - Renesas Technology Corp SH7751R Datasheet HTML 23Page - Renesas Technology Corp SH7751R Datasheet HTML 24Page - Renesas Technology Corp SH7751R Datasheet HTML 25Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 1224 page
background image
Rev.4.00 Oct. 10, 2008 Page xxi of xcviii
REJ09B0370-0400
Item
Page
Revision (See Manual for Details)
12.2.7 Input Capture
Register 2 (TCPR2)
326
Title amended
12.4 Interrupts
332
Description amended
There are six TMU interrupt sources, comprising underflow
interrupts and the input capture interrupt (when the input
capture function is used). Underflow interrupts are generated
on channels 0 to 4, and input capture interrupts on channel 2
only.
12.5.4 External Clock
Frequency
333
Description amended
Ensure that the external clock frequency for any channel does
not exceed Pck/8.
13.1.4 Register
Configuration
Table 13.2 BSC
Registers
340
Table amended
Name
Abbrevia-
tion
R/W
Initial
Value
Bus control register 3*
2
BCR3
R/W
H'0001
13.1.6 PCMCIA
Support
Table 13.5 PCMCIA
Support Interfaces
347
Table and notes amended
Pin
Corresponding
LSI Pin
57
—
58
Output from port
59
RDY*2
Notes: 1.
WP is not supported.
2. Input an external wait request with correct polarity.
13.2.3 Bus Control
Register 3 (BCR3)
(SH7751R Only)
359
Description amended
BCR3 is initialized to H'0001 by a power-on reset, but is not
initialized by a manual reset or in standby mode.
13.2.7 Wait Control
Register 3 (WCR3)
375
Description amended of Bits 4n+3
Bits 4n+3
⎯Area n (4 or 1) Read-Strobe Negate Timing
(AnRDH) (Setting Only Possible in the SH7751R): When
reading, these bits specify the timing for the negation of read
strobe. These bits should be cleared to 0 when a byte control
SRAM setting is made.
Valid only for the SRAM
interface.
gate
Bit 4n + 3: AnRDH
Read-Strobe Ne
Timing
0
Read strobe negated after hold wait cycles specified by WCR3.AnH bits
(Initial value)
1
Read strobe negated according to data sampling timing
Note: n = 4 or 1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com