M16CSLASH62 datasheet(93/615 Pages) RENESAS

93 / 615 page

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

DMAC

1-74

BCLK

Address

bus

RD signal

WR signal

Data

bus

CPU use

Source

Destination

Dummy

cycle

Dummy

cycle

(1) 8-bit transfers

16-bit transfers and the source address is even.

BCLK

Address

bus

RD signal

WR signal

Data

bus

CPU use

Source

Destination

Dummy

cycle

Dummy

cycle

(3) One wait is inserted into the source read under the conditions in (1)

BCLK

Address

bus

RD signal

WR signal

Data

bus

CPU use

Source

Destination

Dummy

cycle

Dummy

cycle

Source + 1

(2) 16-bit transfers and the source address is odd

Transferring 16-bit data on an 8-bit data bus (In this case, there are also two destination cycles).

BCLK

Address

bus

RD signal

WR signal

Data

bus

CPU use

Source

Destination

Dummy

cycle

Dummy

cycle

Source + 1

(4) One wait is inserted into the source read under the conditions in (2)

(When 16-bit data is transferred on an 8-bit data bus, there are two destination cycles).

Note: The same timing changes occur with the respective conditions at the destination as at the source.

Figure 1.13.5. Example of the transfer cycles for a source read

M16C/62 Datasheet(PDF) 93 Page - Renesas Technology Corp

M16C/62 Datasheet(HTML) 93 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL