MPC5121E datasheet(46/86 Pages) FREESCALE

46 / 86 page

MPC5121E/MPC5123 Data Sheet, Rev. 1

Electrical and Thermal Characteristics

Freescale Semiconductor

3.3.9.2

PIO Mode Timing

A timing diagram for the PIO read mode is given in Figure 24.

Figure 24. PIO Read Mode Timing

To fulfill read mode timing, the different timing parameters given in Table 3-26 must be observed.

tskew4

Max difference in cable propagation delay between: ATA_IORDY and

ATA_DATA (read)

Cable

A9.14

tskew5

Max difference in cable propagation delay between: ATA_DIOR,

ATA_DIOW, ATA_DMACK and ATA_CS0, ATA_CS1, ATA_DA2, ATA_DA1,

ATA_DA0, ATA_DATA (write)

Cable

A9.15

tskew6

Max difference in cable propagation delay without accounting for ground

bounce

Cable

A9.16

Table 3-26. Timing Parameters PIO Read

ATA

Parameter

PIO Read

Mode Timing

Parameter

Value

How to meet

SpecID

t1(min) = time_1 * T - (tskew1 + tskew2 + tskew5)

calculate and programming

time_1, see Reference Manual

A9.20

t2r

t2(min) = time_2r * T - (tskew1 + tskew2 + tskew5)

calculate and programming

time_2r, see Reference Manual

A9.21

t9(min) = time_9 * T - (tskew1 + tskew2 + tskew6)

calculate and programming

time_9, see Reference Manual

A9.22

Table 3-25. PATA Timing Parameters (continued)

Name

Meaning

Controlled by

Value

SpecID

ADDR

DIOR

Read Data (15:0)

IORDY

t2r

trd1

Preliminary

MPC5121E Datasheet(PDF) 46 Page - Freescale Semiconductor, Inc

MPC5121E Datasheet(HTML) 46 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86

Datasheet Download

Link URL